

A Fractional-N Sub-Sampling PLL using Pipelined Phase-Interpolator with a FoM of -246dB

**A.T. Narayanan, M. Katsuragi, K. Kimura, S. Kondo,
K. T. Korkut, K. Nakata, W. Deng,
K. Okada, and A. Matsuzawa**

**Tokyo Institute of Technology
Japan**

Contents



- **Motivation**
- **Conventional Fractional-N PLLs**
- **Brief Noise Analysis**
- **Proposed Architecture**
- **Building Blocks**
- **Measurement**
- **Conclusion**

Motivation

- **Wireless carrier generation requires fractional- N PLL.**
- **Fractional operation introduces additional noise.**
- **Conventional synthesizer architectures:**
 - **CP Based: Poor close-in phase noise.**
 - **TDC Based: Power-jitter trade-off.**
 - **Injection Locking: Large spurious.**
 - **Sub-sampling: Power-jitter tradeoff.**

Aim: Low-power high-purity fractional- N SS-PLL

Fractional-N SS-PLL: Prior Art






$$f_{out} = (N+n) \times f_{ref}; \text{ N- Integer part; n- fractional part}$$

DTC facilitates fractional-N operation

[1] G. Marucci, ISSCC 2014, [2] Po-Chun Huang, ISSCC 2014, [3] K. Raczkowski, RFIC 2014]

Conventional Frac.-N SSPLL: Challenges



DTC Only

$$\tau_{DR,DTC} \geq \tau_{VCO}$$

[4] A. Abidi, JSSC 2006

DTC only architecture requires large dynamic range

Proposed Technique

Error in threshold-crossing


$$\sigma_{\tau_{DR}}^2 = \frac{4kT\gamma \tau_{DR}}{I_n(V_{DD} - V_{th})}$$

Required dynamic range(dr)

$$\tau_{DR,DTC} \geq \tau_{VCO}$$

$$\tau_{DR,DTC+PI} = \left[\frac{\tau_{VCO}}{4} \sum_{i=1}^{N_{PI}} \frac{1}{2^i} \right] +$$


$$[\tau_{res} \cdot (2^{N_{DTC}} - 1)]$$



Phase Interpolator+DTC


Highly linear phase-interpolator + DTC results in lower noise

Dynamic Range Comparison



Dynamic range requirements are relaxed

Intrinsic Jitter Comparison





eg: $F_{vco} = 4\text{GHz}$, required resolution=250fs, DSM: second order

RMS Jitter: **DTC only = ~150fs** **DTC+PI = ~50fs**

Pipelined Phase-Interpolator


- No. of stages: Tournament type: $2^{N_{PI}} - 1$
- No. of stages: Pipelined: $N_{PI} + 1$




[5] S. Kumaki, APCCAS 2010

Power and area wastage is minimized


Issue of Conventional Phase-Interpolator




Conventional Phase-Interpolator




Conventional Phase-Interpolator



Conventional Phase-Interpolator




Conventional Phase-Interpolator






Short circuit current results in phase error

Proposed Short-Current-Free Topology



Short-circuit current is avoided


Proposed Short-Current-Free Topology




[6] T. Saeki, JSSC 2000

INL of < 0.5 LSB is achieved


Proposed FN-SSPLL Architecture



Proposed FN-SSPLL Architecture




Chip Micrograph



0.2mm² core area in Standard 65nm CMOS process

Measurement Results




4.4716GHz from 40MHz reference [N=111.79]

Performance Comparison of Fractional-N PLL

	This work	[1]	[2]	[7]
Architecture	SSPLL	SSPLL	MDLL	TDC
Freq. [GHz]	4.1-5.1	2.2-2.4	1.6-1.9	2.412-2.484 4.915-5.825
Power [mW]	3.3	17.3	3	9.5
Area [mm ²]	0.2	0.75	0.4	0.3
Phase Noise (in-band)	-112 @400kHz	-112 @50kHz	-112 @100kHz	-106 @100kHz
Integrated Jitter	273fs	266fs	1.4ps	173fs
FoM [dB]	-246.1	-239.1	-233.76	-245.5
CMOS Tech.	65nm	180nm	130nm	28nm FDSOI

[1] Po-Chun Huang, ISSCC 2014 [2] G. Marucci, ISSCC 2014 [7] X. Gao, ISSCC 2015

Performance Comparison of Fractional-N PLL



Conclusion

- **A fractional- N SSPLL architecture is presented.**
- **Proposed architecture uses a combination of DTC and phase-interpolator:**
 - **Reduces jitter from the multi-phase generator.**
 - **Power-jitter-resolution tradeoff is mitigated.**
 - **FoM of -246.1dB is achieved.**

THANK YOU