A Fractional-\( N \) Sub-Sampling PLL using a Pipelined Phase-Interpolator aided DTC

Aravind Tharayil Narayanan, Makihiko Katsuragi, Kento Kimura, Kenichi Okada, and Akira Matsuzawa
Department of Physical Electronics, Tokyo Institute of Technology
2-12-1-S3-27, Ookayama, Meguro-ku, Tokyo 152-8552, Japan, Email: aravind-tn@ssc.pe.titech.ac.jp

1 Introduction
Fractional-\( N \) PLL is an essential part of modern wireless communication systems. The ever-increasing demand for higher data transfer rates while operating in heavily crowded frequency bands demands top-notch performance from the frequency synthesizers. In order to satisfy the tough requirements put forth by modern communication standards, researchers around the world have examined many innovative technologies in the recent years [4] [5] [6].

2 Proposed Architecture
This work focuses on improving the in-band noise for improving the overall jitter performance of the system. A pipelined phase interpolator is used along with a sub-sampling technique [1] [2] for improving the jitter performance while working with very low power consumption (Fig.1). The multiple phases produced by the phase interpolator and DTC facilitates the fractional operation. The linearity and resolution of DTC influences the spur and in-band phase noise of a fractional-\( N \) PLL [3]. Conventional DTCs exhibit highly non-linear behavior and they often require complex multi-point calibration when used for fractional operation [7]. The introduction of the phase interpolator relaxes the design complexity of the DTC and improves noise performance in comparison with the prior works [4] [5].

3 Measurement Results
The proposed fractional-\( N \) sub-sampling PLL was fabricated in a standard 65nm CMOS process. The core occupies a chip area of 0.2mm\(^2\). While working at a frequency of 4.4716GHz from a reference clock of 40MHz, the system generates an integrated jitter of 273fs with a power consumption of 3.3mW from a 1.1V supply. The comparison of the proposed fractional-\( N \) PLL with other state-of-the-art PLLs given in Table1 demonstrates the effectiveness of the proposed topology.

4 Conclusion
This paper proposes a fractional-\( N \) PLL using a pipelined phase-interpolator. The pipelined phase-interpolator with low intrinsic jitter and power when combined with the sub-sampling architecture produces a fractional-\( N \) PLL with low phase noise, small chip area and low-power.

Acknowledgment
This work is partially supported by MIC, SCOPE, STARC, STAR and VDEC in collaboration with Cadence Design Systems, Inc., Synopsys, Inc., and Mentor Graphics, Inc.

References