A 0.8-1.8 GHz Wideband Low Noise Amplifier with Capacitive Feedback

Toshihiko Ito#1, Kenichi Okada#2, and Akira Matsuzawa#3,
#Department of Physical Electronics, Tokyo Institute of Technology

2-12-1-S3-27, Ookayama, Meguro-ku, Tokyo, 152-8552, Japan

1itot@ssc.pe.titech.ac.jp
2okada@ssc.pe.titech.ac.jp
3matsu@ssc.pe.titech.ac.jp

Abstract—This paper proposes a wideband common-gate LNA using capacitive feedback. The transconductance of the proposed LNA can be enlarged and noise figure can be improved while the conventional common-gate LNA has to use a smaller transconductance for the input impedance matching. In the experimental results using a 0.18-μm CMOS technology, the gain is 13.4 dB, NF is 2.7 dB, IIP3 is −7 dBm at 0.8 GHz, and the power consumption is 6.5 mW with a 1.8-V supply voltage.

Index Terms—LNA, CMOS, Wideband.

I. INTRODUCTION

Wireless communication systems have been developed for various consumer applications, e.g., GSM/UMTS/LTE, WiFi, Bluetooth, GPS, and so on. Recently, a multi-standard RFIC is required to save footprint size in mobile terminals. To cover present wireless systems, several RFICs are required for each wireless standard, which causes increasing in total chip area, power consumption, and cost. To improve this situation, the software defined radio (SDR) is proposed in [1]. The multi-standard RF front-end for every frequency bands is needed to realize the SDR. In the multi-standard RF front-end, high performance wideband LNA is indispensable. However, it is difficult to achieve that, because there are trade-offs between some parameters, for example gain, noise, linearity, and power consumption. The LNA in [2] achieves wideband characteristics by using resistive feedback. It realizes high gain and low noise, while it consumes larger current. The LNA in [3] employs common-gate topology. This realizes low power consumption, but NF is relatively high. In this paper, low noise common-gate LNA by using capacitive feedback is proposed.

II. COMMON-GATE LNA CALCULATION

In this section, input impedance and noise factor of common-gate LNAs are analyzed.

A. Fundamental Common-Gate LNA

Fig.1(a) shows the most basic topology in common-gate LNAs. The input impedance and noise factor of this LNA can be calculated as follows:

$$Z_{in} = \frac{1}{g_{m}} = R_S$$

(1)

$$F = 1 + \gamma$$

(2)

where $g_m$ and $\gamma$ are the transconductance of M1 and the channel thermal noise coefficient, respectively. $g_m$ and noise of the common-gate transistor are fixed due to the 50Ω input impedance matching, so these parameters cannot be improved any more in the conventional common-gate topologies.

B. Capacitive-Cross-Couple LNA

Fig.1(b) shows the capacitive-cross-couple LNA proposed in [4]. Capacitive-cross-couple technique contributes to improve the noise of input stage. The input impedance and noise factor of this LNA can be calculated as follows:

$$Z_{in} = \frac{1}{2g_{m}} = R_S$$

(3)

$$F = 1 + \frac{\gamma}{4g_{m}R_S} + \frac{(1 + 2g_{m}R_S)^2}{4g_{m}^2R_S R_{out}}$$

(4)

where $g_m$ is the transconductance of M1 and M2. By using Eqs.(3) and (4), noise factor can be expressed as follows.
Thus, capacitive-cross-couple topology achieves a lower noise factor than that of Fig.1(a). However, \( g_m \) and noise of common-gate transistor are still fixed, these parameters cannot be improved.

III. PROPOSED LNA

In this section, some trade-offs of the proposed LNA are shown. The proposed LNA employs capacitive-cross-couple technique and capacitive feedback. Fig.2 shows the schematic of the proposed LNA.

A. Input Impedance

According to Fig.1(c), the input impedance of the proposed LNA can be calculated as follows:

\[
Z_{\text{in}} = \frac{2g_m + \omega^2 C^2 R_{\text{out}} + j\omega (2C g_m R_{\text{out}} - \omega^2 C^2 C_{\text{P}} R_{\text{out}}^2 - C_t)}{(2g_m - \omega^2 C C_{\text{P}} R_{\text{out}}^2)^2 + \omega^2 C_t^2}
\]

where \( g_m \) and \( \omega \) are the transconductance of M1 and M2 and \( 2\pi f \), respectively. In order to simplify the calculation, the following expressions are used.

\[
C_t = C + C_{\text{P}}
\]

\[
2g_m R_{\text{out}} \gg 1
\]

The following condition for \( C_{\text{P}} \) has to be satisfied to make the imaginary part of \( Z_{\text{in}} \) zero.

\[
F = 1 + \frac{\gamma}{2} + \frac{4R_S}{R_{\text{out}}}
\]

\[(5)\]

B. Noise Figure

By using Fig.3, the noise factor of the proposed LNA can be calculated as follows:

\[
F = 1 + \frac{\gamma g_m (1 + \omega^2 C^2 R_{\text{out}}^2)}{R_S (4g_m^2 + \omega^2 C^2)} + \frac{(1 + 2g_m R_S)^2 + \omega^2 (C + C_{\text{P}})^2 R_{\text{out}}^2}{R_S R_{\text{out}} (4g_m^2 + \omega^2 C^2)}
\]

\[(12)\]

where \( v_n, R_S, I_{n, \text{ch}} \) and \( I_{n, \text{Rout}} \) in Fig.3 are the noise of \( R_S \), M1 and \( R_{\text{out}} \) respectively. By substituting Eq.(9) and Eq.(10) to Eq.(12), noise factor can be calculated as follows:
\[ F = 1 + \frac{\gamma}{2 + \frac{\omega^2 C^2 R_s^2}{(1 + \omega^2 C^2 R_{out}^2)^2}} + \frac{R_s(2 + \omega^2 C^2 R_{out}^2)^2 + \omega^2 C^2 R_s(R_s + R_{out})^2}{R_{out}((1 + \omega^2 C^2 R_{out}^2)^2 + \omega^2 C^2 R_s^2)} \]  

(13)

NF is plotted versus \( C \) in Fig.4, where \( R_s = 50 \Omega \), \( R_{out} = 880 \Omega \), \( \gamma = 2/3 \) and \( f = 1.2 \) GHz. The larger \( C \) is, the lower noise factor is. By Eq.(13), NF is saturated around 1.5dB at \( C = 400 \) fF. Actually, the value of \( C \) used for the proposed LNA in this paper is 36 fF.

C. Voltage Gain

By using a half equivalent circuit shown in Fig.3, voltage gain can be calculated as follows:

\[ A_V = \frac{(2g_m + j\omega C)(R_{out} / R_L)}{1 + j\omega C(R_{out} / R_L)} \]  

(14)

where \( R_L \) is the input impedance of mixer. Fig.5 shows the frequency characteristic of voltage gain where \( R_L = 4 \) kΩ. Fig.5 means that the larger \( C \) is, the larger but less flatness of voltage gain is.

D. Power Consumption

A drain-source current of a transistor can be expressed as follows:

\[ I_{ds} = \frac{g_m(V_{gs} - V_{th})}{2} \]  

(15)

By using Eq.(15), the power consumption of single side of the proposed LNA can be calculated as follows:

\[ P_{dc} = V_{dd}I_{ds} = g_mV_{dd}(V_{gs} - V_{th}) \]  

(16)

where \( g_m, V_{gs} \) and \( V_{th} \) is the transconductance, gate-source voltage and threshold of common-gate transistor at the input.

Eqs.(10) and (16) shows that the larger \( C \) is, the larger power consumption is. Fig.6 shows the power consumption as a function of \( C \) in Fig.6, where \( V_{dd} = 1.8V, V_{gs} = 0.6V \) and \( V_{th} = 0.4V \). Eqs.(13), (14) and (16) show that there are trade-offs between noise, gain flatness and power consumption.

IV. EXPERIMENTAL RESULTS

The proposed LNA schematic with ESD protection is shown in Fig.7. External chip inductors are used as choke inductors, and \( C_P \) is implemented by ESD diode. Fig.8 shows the die photograph of the wideband LNA. This chip is implemented by 0.18-μm CMOS process and occupies a chip area of 0.066 mm². The measured results of \( S_{11} \) and \( S_{22} \) of the LNA are shown in Fig.9. The measured gain and NF are given in Fig.10 and Fig.11, respectively. The noise figure is much lower performance than the simulation results because of the implementation loss. Fig 12 shows the output power and IM3 as a function of input power at 0.8 GHz. In the measured results, IIP3 is \(-7\) dBm at 0.8 GHz. The power consumption is 6.5 mW. Table I shows a performance comparison among wideband low noise amplifiers.

V. CONCLUSION

In this paper, the wideband low noise amplifier with capacitive feedback is proposed to achieve a multi-band receiver. The capacitive feedback adds more flexibility in \( g_m \) and NF can be theoretically improved. The LNA realizes a 13.4 dB gain, 2.7 dB NF and \(-7\) dBm IIP3.

ACKNOWLEDGMENT

This work was partially supported by Panasonic, MIC, SCOPE, MEXT, STARC, NEDO, Canon Foundation, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.

REFERENCES

### TABLE I

**Performance Comparison Between Wideband LNAs.**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS Tech</td>
<td>0.18μm</td>
<td>0.25μm</td>
<td>90nm</td>
<td>0.18μm</td>
<td>0.18μm</td>
<td>0.13μm</td>
<td>0.13μm</td>
<td>0.18μm</td>
<td>0.13μm</td>
<td>90nm</td>
<td>65nm</td>
</tr>
<tr>
<td>Freq. [GHz]</td>
<td>0.8-1.8</td>
<td>0.002-1.6</td>
<td>1.6-28</td>
<td>0.11-11</td>
<td>2.4-6</td>
<td>3.1-10.6</td>
<td>0.8-2.1</td>
<td>0.3-0.92</td>
<td>1.7</td>
<td>0.6</td>
<td>0.4</td>
</tr>
<tr>
<td>Gain [dB]</td>
<td>13.4</td>
<td>3.7</td>
<td>10.7</td>
<td>9.7</td>
<td>9.8</td>
<td>16.5</td>
<td>14.5</td>
<td>21</td>
<td>17</td>
<td>17.4</td>
<td>24</td>
</tr>
<tr>
<td>NF [dB]</td>
<td>2.7 (1.9*)</td>
<td>2.4</td>
<td>2.92</td>
<td>2.78</td>
<td>2.3</td>
<td>2.1</td>
<td>2.6</td>
<td>2</td>
<td>2.7</td>
<td>2.5</td>
<td>2</td>
</tr>
<tr>
<td>IIP3 [dBm]</td>
<td>−</td>
<td>0</td>
<td>4</td>
<td>−</td>
<td>3</td>
<td>−</td>
<td>5.1</td>
<td>16</td>
<td>−</td>
<td>3.2</td>
<td>−</td>
</tr>
<tr>
<td>Pdc [mW]</td>
<td>6.5</td>
<td>35</td>
<td>21.6</td>
<td>21.6</td>
<td>12.6</td>
<td>9</td>
<td>17.4</td>
<td>3.6</td>
<td>23</td>
<td>9.8</td>
<td>12</td>
</tr>
</tbody>
</table>

*Simulation

---

**Fig. 9.** Measured $S_{11}$ and $S_{22}$.

**Fig. 10.** Measured gain.

**Fig. 11.** Measured NF.

**Fig. 12.** Measured IM3 at 0.8GHz.

---


