


A 2.2GHz -242dB-FOM 4.2mW **ADC-PLL** using Digital Sub-Sampling Architecture

東京工業大学 松澤・岡田研究室 Liu Hanli

Conventional TDC based PLL \Rightarrow **Power Jitter Trade-off**

Proposed ADC based SS-PLL \Rightarrow **Low Power and Low Jitter**

Proposed Circuit



TDC-PLL(conventional)

ADC-PLL(proposed)

Time Resolution vs. Power Consumption

