

Automated Design Strategy for High Performance Mixed Signal Circuits

Akira Matsuzawa

Tokyo Institute of Technology



Nov. 6. 2015.

Contents

- Background and basic strategy for automated design of mixed signal IPs
- Scalable 12bit SAR ADC for versatile uses
- Layout-driven circuit design and automated layout with regularity
- Fully synthesizable PLL IPs like digital logic gates
- Summary



Background and basic strategy for

automated design of mixed signal IPs



Analog front-end and M/S circuits

Analog front-end can be composed with a few types of *Pursuing Excellence* mixed signal circuits; only ADC, DAC, PLL, Amplifiers (VGA, Filter).



Nov. 6. 2015.



3

ΓΟΚΥΟ

TEC

ASICON A. Matsuzawa

Background and Motivation

ГПК

M/S: Mixed Signal

Issues

It becomes more difficult to obtain good M/S IPs

- Insufficient design resources (Designers, Tools)
- Insufficient performance
- Expensive
- Longer development time
- Proposed solutions
 - Reduce # of M/S IPs \rightarrow A few IPs for versatile uses
 - Scalable IPs: performance, power, design rule
 - Reduce the parasitic effect due to layout
 - Automated layout with regularity centric
 - Fully synthesizable IPs like digital logic gates

Selection of the circuits

Select the circuits for high performance automated design

- Low voltage operation
 - Addressable with technology scaling
- Small occupied area
 - Reducible with technology scaling
- Low power
 - Scalable with performance
- Regularity in layout pattern
- Error can be compensated with digital method

5

ΓΠΚ



Scalable 12bit SAR ADC

for versatile uses



Scalable ADC

ΤΟΚΥΟ

Many ADCs to cover the almost all wireless communications.

SNR should be increased by the reduction of BW P_d should be minimized and reduced by the reduction of BW.



SAR ADC : ADC for versatile use

SAR ADC is the most energy efficient ADC. ¹¹ It can be used for versatile applications. Conversion errors can be suppressed digitally.







8

Pursuing Excellence

Use of MOM capacitor

MOM capacitor uses the capacitance between the lateral interconnection. The capacitor density can be increased by technology scaling. Smaller occupied area (same C) can be expected by technology scaling. Furthermore, parasitic capacitance can be controlled.





9

Pursuina Excellence

Dynamic comparator

10 TOKYOTIECH Pursuing Excellence

Dynamic comparator doesn't consume any static power. Large noise was an issue, however can be improved by our proposed circuit using CMOS inter-stage amplifier.





M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008. Yusuke Asada, Kei Yoshihara, Tatsuya Urano, Masaya Miyahara, and Akira Matsuzawa, "A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC," A-SSCC, 5-3, pp. 141-144, Taiwan, Taipei, Nov. 2009.



Intermitted operation by self-clocking

Successive comparison is started after the sampling period and ended at 12 conversions.

 P_d is proportional to the sampling frequency.

The leakage current can be blocked by using power gating.





ΓΠΚ

Pursuing Excellence

Scalable power dissipation

P_d is completely proportional to the sampling frequency. *Pursuing Excellence* Therefore an ultra-low power is possible at low speed operation. Further low power is possible by using low voltage operation.

Suitable for the versatile uses; wireless and sensor





12

ΓΟΚΥ

Performance comparison

- Highest conversion rate: 70MSps
- Lowest voltage: 0.8V
- Lowest P_d: 2.2mW at 50MSps
- Smallest FoM: 28fJ
- Smallest area: 0.03mm²

12bit SAR ADCs

ΤΟΚΥ

		This work	[3]	[4]	
Resolution (bit)		12	12	12	
V _{DD} (V)	0.8	1	1.2	1.2	1.2
fsample (MHz)	30	50	70	45	50
Pd (mW)	0.8	2.2	4.6	3	4.2
SNDR (dB)	62	64	65	67	71
FoM (fJ) Nyq/DC	81/28	62/33	100/45	36/31	36/29
Technology (nm)	65			130	90
Occupied area(mm ²)	0.03			0.06	0.1

S. Lee, A. Matsuzawa, et al., SSDM 2013.

[3] W. Liu, P. Huang, Y. Chiu, ISSCC, pp. 380-381, Feb. 2010.

[4] T. Morie, et al., ISSCC, pp.272-273, Feb. 2013.



13

Pursuina Excellence

Performance scalable ADC

ΤΟΚΥΟ SNR can be increased up to 78 dB by reducing BW. Smallest P_d among ADCs for wireless communications.

> 84 dB will be attained by dither and DEM method. SNR_0 is 140 dB and it can be increased.



1V, 50MSps Operation

Pursuing Excellence

Nov. 6. 2015.





Layout-driven circuit design

and automated layout with regularity



Nov. 6. 2015.

Conventional idea for analog IP design 16





ΤΟΚΥΟ ΤΕCH

ASICON A. Matsuzawa

Issue of conventional idea for analog design ΓΟΚΥΟΤΕ **Pursuing Excellence** A conventional idea of Place the components and Route them causes parasitic components essentially and it results in performance degradation. Layout of CDAC 2C**B**₁₁ B₇ B_8 $V_{\rm ref}$ ToD Parasitic cap. (3.5fF **GND CDAC** Parasitic capacitance (3.5 fF) Between top prate and bottom plates Causes large conversion error of 50 LSB (12 bit).



Layout driven design with regularity



18

Nov. 6. 2015.

Ideal layout design

Pitch is aligned.

It minimizes parasitic component, wire length, delay and capacitance. Low power, high speed, small area, and high robustness can be realized.

19

Pursuing Excellence

ΤΟΚ

Synthesized layout

We can synthesize analog layout by programming

Automated optimization Automated layout with SKILL language

ΤΟΚΥΟ

RDAC layout composed by the programming in skill language

Nov. 6. 2015.

ASICON A. Matsuzawa

Design flow for mixed signal IP synthesis 21

Automated design for circuit and layout

ΤΟΚΥΟ ΤΕΓ

Pursuina Excellence

Circuit schematic and layout

22 TOKYOTIECH PursuingExcellence

Logic gates should have regularity and launch the automated layout.

Align the layout pitch

Logic gates, DFFs, switches, and resistors are aligned

		i i i i i i i i i i i i i i i i i i i
		Concert Manual Street S
	and a second	
		h ikanahanahanaha haj
1 Distance and State House States and States an	Independent to the Review and the SMMR AND ADDA 111 dependences (SMR 2019) and and 111 (2010)	
	A REAL PROPERTY AND A REAL	States of the second
		A Second s
	and an extension of the second of the second s	
		A STATE OF
		A REAL PROPERTY AND A REAL
		Constraints and a second s
	and the second	
	# 7 7 I I I I I I I I I I I I I I I I	

23

Pursuina Excellence

ΤΟΚ

Simulated DNL and INL (a) without LPE, and (b) with LPE.

LC VCO with MOM capacitor bank

18bit LC VCO without varactors has been developed with MOM capacitors using by programed layout method

Z. Xu, A. Matsuzawa, SSDM 2014. **Coarse bank Fine bank** 2⁸C_u Cu 2⁸C_u 2C_u 2C_u Cu -1/g_m L $\mathbf{D}_{c0} \downarrow \mathbf{D}_{c1} \downarrow$ D_{c8} D_{f8} $D_{f0} \downarrow D_{f1}$ C_a gg ≶ 10kΩ ≶ 10kΩ ≶ 10kΩ ≶ **18bit LC VCO** 65nm CMOS LC VCO f_{a} =6.7kHz@3.3GHz 3.291 -20 ____D_[1:0]=00 -20 -40 -60 -60 -80 -100 -120 -140 -140 3.29 -121 dBc at 1MHz 📥 D_[1:0]=01 (작 5) 3.289 3.288 D_[1:0]=10 - D_[1:0]=11 A 3.287 3.286 3.285 3.284 10k 100k 1M 10M 1k 3.283 256 512 128 384 f (Hz) Dummy D₁ Do D₁ Dummy Fine Tune Code D,[8:0] MOM capacitance Phase noise **Fine tuning** Matsuzawa Nov. 6. 2015. ASICON A. Matsuzawa

& Okada Lab. 🖍 🎞

25

Pursuing Excellence

ΤΟΚΥΟ

Fully synthesizable PLL IPs

like digital logic gates

Small, low jitter, and low power PLL for SoC / 27

Small, low jitter, and low power PLL for SoC by using inject locking.

Tj=1.8ps, 1.0 mW, 0.02mm²

IL VCO Comparison

W. Deng, K. Okada, A. Matsuzawa, ISSCC 2013

Automated circuit and layout design is possible.

	This work	[1]		[2]	[5]
	IL-PLL	DMDLL	DPLL	MDLL	IL-PLL
Freq. [GHz]	1.2	1.5	1.5	16	0.216
	(0.5-1.6)	(0.8-1.8)	(0.8-1.8)	1.0	
Ref. [MHz]	300	375	375	50	27
	(40-300)				
Power [mW]	0.97	0.89	1.35	12	6.9
Area [mm ²]	0.022	0.25	0.25	0.058	0.03
Integ. Jitter [ps]	0.7	0.4	3.2	0.68	2.4
Jitter RMS/PP	1.81/19.4	0.92/9.2	4.2/33	0.93/11.1	N.A.
[ps]	10M hits	5M hits	5M hits	30M hits	
FOM [dB]	-243	-248.46	-228.59	-233.76	-225
CMOS Tech.	65nm	130nm	130nm	130nm	55nm

Injection-locked Ring Oscillator

Differential ring VCO with injection locking

28

Pursuing Excellence

ΤΟΚΥΟ

Effect of the injection locking

Nov. 6. 2015.

ASICON A. Matsuzawa

29

ΤΟΚΥΟ

Automated design

30

ASICON A. Matsuzawa

Results

Low jitter, low power, and small area PLL can be realized with full automated design

W. Deng, K. Okada, A. Matsuzawa, ISSCC 2014.

W. Deng, K. Okada, A. Matsuzawa, ISSCC 2013

ΤΟΚΥΟΤΕ

Nov. 6. 2015.

ASICON A. Matsuzawa

Performance Comparison

32

Proposed M/S IP design and business 33

Circuits should be synthesized automatically. *Pursuing Excellence* Users can obtain M/S IPs immediately with less money. No limitation for # of design requests

Summary

Issues

It becomes more difficult to obtain good mixed signal IPs

Proposed solutions

- A few mixed signal IPs for versatile uses
 Ex: Scalable 12b SAR ADC for versatile use
- Regularity driven analog layout
 - Avoid wires between components by using wires as a component
 - Respect the regularity and pitch should be aligned
- Developed the synthesizable mixed signal IPs programmed in Skill language
- Developed synthesizable full automated PLL using injection locking, like digital logic design
- It may create a new IP business model?

ΤΠΚ

Backup slides

Coarse Tuning using DAC

Coarse tuning is made by current control

36

PursuingExcellence

ΤΟΚΥΟ

Proposed I-linear DAC

• A feedback for forming a <u>current mirror</u>.

37

Pursuing Excellence

ΤΟΚΥΟ

High precision Time to Digital Converter

Charge pump + SAR ADC realizes sub-ps (0.8 ps) TDC **Pursuing Excellence** Resolution of conventional inverter based TDC is 10 ps at most.

0.8ps, 10bit, 100Msps, 4mW, 0.02mm²

39

ASICON A. Matsuzawa