

Automated Design Strategy for High Performance Mixed Signal Circuits

Akira Matsuzawa

Tokyo Institute of Technology

Nov. 6. 2015.

Contents

1

TOKYO TECH
Pursuing Excellence


- **Background and basic strategy for automated design of mixed signal IPs**
- **Scalable 12bit SAR ADC for versatile uses**
- **Layout-driven circuit design and automated layout with regularity**
- **Fully synthesizable PLL IPs like digital logic gates**
- **Summary**

Background and basic strategy for automated design of mixed signal IPs

Analog front-end and M/S circuits


Analog front-end can be composed with a few types of mixed signal circuits; only ADC, DAC, PLL, Amplifiers (VGA, Filter) .

1) Sensor systems





M/S: Mixed Signal

2) Receiver



3) Transmitter



- **Issues**

It becomes more difficult to obtain good M/S IPs

- Insufficient design resources (Designers, Tools)
- Insufficient performance
- Expensive
- Longer development time

M/S: Mixed Signal

- **Proposed solutions**

- Reduce # of M/S IPs → A few IPs for versatile uses
- Scalable IPs: performance, power, design rule
- Reduce the parasitic effect due to layout
- Automated layout with regularity centric
- Fully synthesizable IPs like digital logic gates

Select the circuits for high performance automated design

- **Low voltage operation**
 - Addressable with technology scaling
- **Small occupied area**
 - Reducible with technology scaling
- **Low power**
 - Scalable with performance
- **Regularity in layout pattern**
- **Error can be compensated with digital method**

Scalable 12bit SAR ADC for versatile uses

Scalable ADC



Many ADCs to cover the almost all wireless communications.

SNR should be increased by the reduction of BW

P_d should be minimized and reduced by the reduction of BW.

$$SNR \approx SNR_0 - 10 \log(BW)$$

$$P_d \approx K_1 \cdot BW \quad K_1: 0.2 \text{ -- } 3 \text{ (mW/MHz)}$$



Matsuzawa, A. "Digitally-Assisted Analog and RF CMOS Circuit Design for Software-Defined Radio," Chapter 7, Springer 2011.

SAR ADC : ADC for versatile use


8

TOKYO TECH
Pursuing Excellence

SAR ADC is the most energy efficient ADC.

It can be used for versatile applications.

Conversion errors can be suppressed digitally.




Mismatch CAL.

Parasitic CAL.

12bit, 65nmCMOS, 0.03mm²



420 μ m

S. Lee, A. Matsuzawa, SSDM 2013



Use of MOM capacitor

MOM capacitor uses the capacitance between the lateral interconnection. The capacitor density can be increased by technology scaling. Smaller occupied area (same C) can be expected by technology scaling. Furthermore, parasitic capacitance can be controlled.





Dynamic comparator

10

TOKYO TECH
Pursuing Excellence

Dynamic comparator doesn't consume any static power. Large noise was an issue, however can be improved by our proposed circuit using CMOS inter-stage amplifier.



M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008.


Yusuke Asada, Kei Yoshihara, Tatsuya Urano, Masaya Miyahara, and Akira Matsuzawa, "A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC," A-SSCC, 5-3, pp. 141-144, Taiwan, Taipei, Nov. 2009.

Intermitted operation by self-clocking

Successive comparison is started after the sampling period and ended at 12 conversions.

P_d is proportional to the sampling frequency.

The leakage current can be blocked by using power gating.




Scalable power dissipation

12

P_d is completely proportional to the sampling frequency.
Therefore an ultra-low power is possible at low speed operation.
Further low power is possible by using low voltage operation.

Suitable for the versatile uses; wireless and sensor



50MSps: 2mW
5MSps: 200uW
500KSps: 20uW
50KSps: 2uW
5kSps: 0.2uW

S. Lee, A. Matsuzawa, et al., SSDM 2013

Performance comparison

13

- **Highest conversion rate: 70MSps**
- **Lowest voltage: 0.8V**
- **Lowest P_d : 2.2mW at 50MSps**
- **Smallest FoM: 28fJ**
- **Smallest area: 0.03mm²**

12bit SAR ADCs

	This work			[3]	[4]
Resolution (bit)	12			12	12
V _{DD} (V)	0.8	1	1.2	1.2	1.2
f _{sample} (MHz)	30	50	70	45	50
P _d (mW)	0.8	2.2	4.6	3	4.2
SNDR (dB)	62	64	65	67	71
FoM (fJ) Nyq/DC	81/28	62/33	100/45	36/31	36/29
Technology (nm)	65			130	90
Occupied area(mm ²)	0.03			0.06	0.1

S. Lee, A. Matsuzawa, et al., SSDM 2013.

[3] W. Liu, P. Huang, Y. Chiu, ISSCC, pp. 380-381, Feb. 2010.

[4] T. Morie, et al., ISSCC, pp.272-273, Feb. 2013.

Performance scalable ADC

14



TOKYO TECH
Pursuing Excellence

SNR can be increased up to 78 dB by reducing BW.
Smallest P_d among ADCs for wireless communications.

84 dB will be attained by dither and DEM method.
 SNR_0 is 140 dB and it can be increased.


S. Lee, A. Matsuzawa, et al., SSDM 2013

1V, 50MSps Operation



Layout-driven circuit design and automated layout with regularity

Conventional idea for analog IP design




to digital block

Place the components
Route wires between them

cell generator


1. $C1=20fF, C2=40fF, C3=80fF, C4=160fF, \dots$
2. $S1$ NMOS $W/L=2\mu m/L_{min}, S2=x2, S3=x4, S4=x8, \dots$
3. $S1$ PMOS $W/L=2\mu m/L_{min}, S2=x2, S3=x4, S4=x8, \dots$
4. Separate each capacitors or shield.
5. Separate between capacitors and digital block or shield.



to digital block

Issue of conventional idea for analog design

A conventional idea of **Place** the components and **Route** them causes parasitic components essentially and it results in performance degradation.



Parasitic capacitance (3.5 fF)
Between top plate and bottom plates
Causes large conversion error of 50 LSB
(12 bit).


Layout driven design with regularity

18

TOKYO TECH
Pursuing Excellence

Avoid wires between components
Wire itself is the component
Respect the regularity and
Pitch should be aligned

Furthermore, if layout has a regularity,
Layout programming becomes easier




Ideal layout design

19

Pitch is aligned.

It minimizes parasitic component, wire length, delay and capacitance.

Low power, high speed, small area, and high robustness can be realized.




SAR ADC

Synthesized layout


20

We can synthesize analog layout by programming




Automated optimization
Automated layout with SKILL language

RDAC layout composed by the programming in skill language



Design flow for mixed signal IP synthesis / 21


Automated design for circuit and layout



Circuit schematic and layout

22

Logic gates should have regularity and launch the automated layout.




Align the layout pitch

23

TOKYO TECH
Pursuing Excellence



Logic gates, DFFs, switches, and resistors are aligned



12 bit R-DAC with automated design

24

Small 12b R-DAC can be composed by programming in Skill





Simulated DNL and INL (a) without LPE, and (b) with LPE.

LC VCO with MOM capacitor bank


18bit LC VCO without varactors has been developed with MOM capacitors using by programed layout method

Z. Xu, A. Matsuzawa, SSDM 2014.




LC VCO 65nm CMOS


$f_q = 6.7\text{kHz}@3.3\text{GHz}$



Fine tuning



Phase noise



MOM capacitance


Fully synthesizable PLL IPs like digital logic gates

Small, low jitter, and low power PLL for SoC / 27


Small, low jitter, and low power PLL for SoC by using inject locking.

$T_j=1.8\text{ps}$, 1.0 mW, 0.02mm²

Automated circuit and layout design is possible.



IL VCO Comparison



W. Deng, K. Okada, A. Matsuzawa,
ISSCC 2013


	This work	[1]		[2]	[5]
	IL-PLL	DMDLL	DPLL	MDLL	IL-PLL
Freq. [GHz]	1.2 (0.5-1.6)	1.5 (0.8-1.8)	1.5 (0.8-1.8)	1.6	0.216
Ref. [MHz]	300 (40-300)	375	375	50	27
Power [mW]	0.97	0.89	1.35	12	6.9
Area [mm ²]	0.022	0.25	0.25	0.058	0.03
Integ. Jitter [ps]	0.7	0.4	3.2	0.68	2.4
Jitter RMS/PP [ps]	1.81/19.4 10M hits	0.92/9.2 5M hits	4.2/33 5M hits	0.93/11.1 30M hits	N.A.
FOM [dB]	-243	-248.46	-228.59	-233.76	-225
CMOS Tech.	65nm	130nm	130nm	130nm	55nm

Injection-locked Ring Oscillator

28

TOKYO TECH
Pursuing Excellence

Differential ring VCO with injection locking




W. Deng. ISSCC 2013

Effect of the injection locking


29

TOKYO TECH
Pursuing Excellence



1.08GHz


1.32GHz



1.199GHz

1.201GHz


Phase noise is reduced so much by the injection locking



Ref.: 300MHz (40MHz-300MHz) Freq.: 1.2GHz (0.5-1.6GHz)
Integrated jitter: 0.7ps (10kHz-40MHz) Pdc: 0.97mW (1.2GHz)


Automated design

Automated design is possible like digital circuits with HDL.



Low jitter, low power, and small area PLL can be realized with full automated design


Integrating Jitter: 1.7ps
 P_{DC} : 780 μ W
FOM: -236.5 dB



Fully synthesized

W. Deng, K. Okada, A. Matsuzawa,
ISSCC 2014.

Integrating Jitter: 2.32ps
 P_{DC} : 640 μ W
FOM: -234.6 dB
130 μ m




Hierarchical P&R with synthesized DCOs

W. Deng, K. Okada, A. Matsuzawa,
ISSCC 2013

Performance Comparison


Low FoM and Small area Synthesizable PLL has been developed.



Proposed M/S IP design and business

33

Circuits should be synthesized automatically.
Users can obtain M/S IPs immediately with less money.
No limitation for # of design requests



- **Issues**

It becomes more difficult to obtain good mixed signal IPs

- **Proposed solutions**

- **A few mixed signal IPs for versatile uses**

- Ex: Scalable 12b SAR ADC for versatile use

- **Regularity driven analog layout**

- Avoid wires between components by using wires as a component
 - Respect the regularity and pitch should be aligned

- **Developed the synthesizable mixed signal IPs programmed in Skill language**

- **Developed synthesizable full automated PLL using injection locking, like digital logic design**

- **It may create a new IP business model?**


Backup slides

Coarse Tuning using DAC

36

TOKYO TECH
Pursuing Excellence

Coarse tuning is made by current control




Proposed I-linear DAC

37


TOKYO TECH
Pursuing Excellence

- A **feedback** for forming a current mirror.





Tuning Capacitors

38




Medium resolution



(Proposed)


Fine resolution



High precision Time to Digital Converter




Charge pump + SAR ADC realizes sub-ps (0.8 ps) TDC
Resolution of conventional inverter based TDC is 10 ps at most.

0.8ps, 10bit, 100MSPs, 4mW, 0.02mm²



Low phase noise fractional PLL
On-chip jitter measurement
Sub-mm laser radar

DNL and INL in 8-bit with 0.84ps/LSB



0.8ps, 10bit, 100MSPs, 4mW, 0.02mm²

Z. Xu, A. Matsuzawa, CICC 2013.