

# A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator aided DTC



T.N. Aravind, M. Katsuragi, K. Kimura,  
K. Okada, and A. Matsuzawa

Tokyo Institute of Technology, Japan

- **Motivation**
- **Conventional Architectures**
- **Proposed Technique**
- **Noise Considerations**
- **Measurement**
- **Conclusion**


- **Wireless carrier generation requires fractional- $N$  PLL.**
- **Fractional operation introduces additional noise.**
- **Conventional synthesizer architectures:**
  - **CP Based: Poor close-in phase noise.**
  - **TDC Based: Power-jitter trade-off.**
  - **Injection Locking: Large spurious.**
  - **Sub-sampling: Power-jitter tradeoff.**

**Aim: Low-power high-purity fractional- $N$  PLL**



$$f_{\text{out}} = (N+n) \times f_{\text{ref}}; \text{ N- Integer part; n- fractional part}$$


**DTC in reference path enables fractional operation**




**DTC Only Architecture**

$$DR_{DTC} \geq T_{VCO}$$

**DTC with large dynamic range is required**



**DTC Only Architecture**




**Phase Interpolator+DTC**

$$DR_{DTC+PI} = T_{VCO}/4 \left[ \left( \sum_{i=0}^n 1/2^i \right) + 1/2^n \right]$$


**Dynamic range requirements are relaxed**

# Jitter Considerations



## DTC



## Phase-Interpolator




$$\sigma_{\tau_d}^2 = \frac{4kT\gamma \tau_d}{I_n (V_{DD} - V_{th})}$$



## Large Dynamic Range [d.r.], Fine Resolution [res.]

$$\tau_{res} = \frac{\Delta C V_{DD}}{2I} \quad \sigma_{\tau_{res}}^2 = \frac{4kT\gamma \tau_{res}}{I(V_{DD} - V_{th})}$$




- **Large d.r. and Fine res.**
  - ⇒ 'ΔC' must be large enough to assure PVT robustness.
  - ⇒ 'I' needs to be kept high for low jitter.
- **Power-Jitter-Resolution trade-off.**




## Small Dynamic Range [d.r.], Fine Resolution [res.]


$$\tau_{res} = \frac{\Delta C V_{DD}}{2I} \quad \sigma_{\tau_{dr}}^2 = \frac{4kT\gamma \tau_{dr}}{I(V_{DD} - V_{th})}$$



- **Small d.r. and Fine res.**
  - ⇒ Small ' $\tau_{d.r.}$ '
  - ⇒ ' $I$ ' can be kept acceptably high for lower jitter.
- **Proposed architecture reduces dynamic range and hence jitter.**


# Proposed Fractional-N SSPLL





[PSL: Phase Switch Logic] [SSL: Sub-sampling Loop] [PI: Phase Interpolator]

**Stacked capacitors are used for area reduction**



Division ratio for fractional- $N$ : 50.163

# Comparison with SOA

12

**TOKYO TECH**  
Pursuing Excellence




	This work	[1]	[2]	[3]
Architecture	SSPLL	SSPLL	MDLL	TDC
Freq. [GHz]	4.1-5.1	2.2-2.4	1.6-1.9	2.412-2.484 4.915-5.825
Power [mW]	<b>3.8</b>	17.3	3	9.5
Area [mm <sup>2</sup> ]	0.2	0.75	0.4	0.3
Phase Noise (in-band)	-112 @400kHz	-112 @50kHz	-112 @100kHz	-106 @100kHz
Integrated Jitter	254.4fs	266fs	1.4ps	173fs
FoM [dB]	<b>-246.1</b>	-239.1	-233.76	-245.5
CMOS Tech.	65nm	180nm	130nm	28nm FDSOI

•[1] Po-Chun Huang, ISSCC 2014 [2] G. Marucci, ISSCC 2014 [3] X. Gao, ISSCC 2015



- **A fractional- $N$  SSPLL architecture is presented.**
- **The proposed architecture uses a combination of DTC and phase-interpolator**
  - Reduces intrinsic jitter from the multi-phase generator.
  - Power-jitter-resolution tradeoff is mitigated.



**Digital-to-Time Converter**




**Phase Interpolator**




$$\sigma_{\tau_d}^2 = \frac{4kT\gamma \tau_d}{I(V_{DD} - V_{th})}$$

- Worst case jitter is much smaller in phase-interpolator.



Block Diagram



PLL Noise Shaping

- Lower N implies lower close-in noise.
  - Operation is limited to Integer-N.