

# A 2.2GHz -242dB-FOM 4.2mW **ADC-PLL** Using Digital Sub-Sampling Architecture

Teerachot Siriburanon, Satoshi Kondo, Kento  
Kimura, Tomohiro Ueno, Satoshi Kawashima,  
Tohru Kaneko, Wei Deng, Masaya Miyahara,  
Kenichi Okada, and Akira Matsuzawa

*Tokyo Institute of Technology, Japan*

# Outline

- **Motivation**
- **Phase Digitization**
- **ADC-Based Phase Detection**
  - Digitized sub-sampling architecture
  - Resolution enhancement
- **Circuit Implementation**
  - 4-bit flash ADC
  - Push-pull class-C DCO
- **Measurement Results**
- **Conclusion**


# Motivation

- **PLL with low jitter and low power**
- **All-Digital PLL (AD-PLL)**
  - TDC-based phase detection
  - Tradeoff in resolution and power consumption
- **Applications**
  - **Wireless/Wireline transceivers**
  - **Digital clocks**

# Outline

- Motivation
- **Phase Digitization**
- **ADC-Based Phase Detection**
  - Digitized sub-sampling architecture
  - Resolution enhancement
- **Circuit Implementation**
  - 4-bit flash ADC
  - Push-pull class-C DCO
- **Measurement Results**
- **Conclusion**



# Phase Digitization in AD-PLL



Digital phase detector is usually based on **time-domain approach**

# Time-Domain Digitization


- Inverter chain




[1] R. Staszewski, JSSC 2005

- Resolution of inverter-chain TDC limited by one propagation delay
- Improved resolution by Vernier chain but worsen linearity and increase power



# Time-Domain Digitization (Cont.)



- **Time Amplifier** ([2] M. Lee, JSSC 2008)
  - Improves resolution
  - Gain error, mismatch, nonlinearity of TA causes problems





# Common Issues in TDC



**Jitter in delay line causes nonlinearity in TDC**




# Proposed ADC-PLL




How about **voltage-domain** digitization?

# Time vs. Voltage Domain

**TDC full range varies over PVT variations**




**TDC gain needs calibration**




**ADC full range can be accurately generated**

# Time vs. Voltage Domain (Cont.)




Require large hardware cost for nonlinearity calibration




Linear voltage division can be achieved by a resistor ladder

# Time vs. Voltage Domain (Cont.)




**Time amplifier is not linear**




**Voltage amplifier can be very accurate**

# Time vs. Voltage Domain (Cont.)



$$\text{jitter} \propto \frac{kTC}{I_D^2}$$


[14] A. Abidi, JSSC 2006



$$\text{jitter} \propto \sqrt{kT/C}$$


**Not a factor of current**

# Simplified Operation




- Phase leading or lagging can be detected by a simple ADC
- Low power operation can be achieved since operating at reference clock

# Simplified Operation (Cont.)



- Time resolution can be improved by voltage gain amplifier


# Simplified Operation (Cont.)



- Voltage gain increases the slope of input signal resulting in high resolution in time



# Trade-off in resolution and power



- Extremely fine resolution can be achieved by increasing gain in voltage

# Time vs. Voltage Phase Digitization


	<b>Time / TDC</b>	<b>Voltage / ADC</b>
<b>Full Range</b>	Not accurate (calibration possible)	<b>Stable</b>
<b>Linearity</b>	Not accurate (Require lookup table)	<b>Accurate</b>
<b>Resolution</b>	Can be fine	<b>Fine</b>
<b>Power (<math>P_{DC}</math>)</b>	High power is required to lower internal jitter	<b>Low</b>

- **Voltage-domain approach has a potential to break trade-off in resolution and power**

# Outline


- Motivation
- Phase Digitization
- **ADC-based Phase Detection**
  - Digitized sub-sampling architecture
  - Resolution enhancement
- Circuit Implementation
  - 4-bit flash ADC
  - Push-pull class-C DCO
- Measurement Results
- Conclusion

# Analog Sub-Sampling PLL



[8] X. Gao, ISSCC 2009


- PD/CP noise is not multiplied by  $N^2$
- No divider noise
- **Bulky analog LF**
- **PVT variations**



# Proposed ADC-PLL



- **ADC-Based PLL**
  - **Digital sub-sampling** architecture
    - Voltage-domain digital PLL with enhanced resolution
  - Resolution enhancement by voltage amplification
  - No analog loop filter
- **Other Building Blocks**
  - A 4-bit flash ADC with resistive averaging
  - Class-C push-pull DCO with adaptive biases

# Simplified Block Diagram




- Frequency locked loop is used to assist the limited acquisition range of ADC PD

# Sample and Hold




From DCO



After Sampler

- Phase difference is sampled into voltage difference


# Gain Amplification



- Voltage difference can be further amplified for **finer resolution**




# ADC Phase Detection




- Phase of reference clock is faster than that of DCO

# ADC Phase Detection (Cont.)




- Phase of reference clock is slower than that of DCO

# Resolution Enhancement



$$\Delta t \cong \frac{V_{\text{range}}}{2^N \cdot V_{\text{DCO}}} \cdot \frac{1}{2\pi f_{\text{DCO}}}$$

without pre-amplifier  $G$




$$\Delta t' = \frac{1}{G} \cdot \Delta t$$

with pre-amplifier  $G$




# Effect of Resolution Enhancement



# Outline

- Motivation
- Phase Digitization
- ADC-based Phase Detection
  - Digitized sub-sampling architecture
  - Resolution enhancement
- **Circuit Implementation**
  - **4-bit flash ADC**
  - **Push-pull class-C DCO**
- Measurement Results
- Conclusion

# 4-Bit Flash ADC




[9] M. Miyahara, ISSCC 2014

- **ADC achieves 10-mV min. resolution with non-calibrated 2.5-mV<sub>rms</sub> offset**






# Chip Microphotograph




- **65nm CMOS**
- **Core Area: 0.15 mm<sup>2</sup>**
- **Supply Voltage: 1V**
- **Power: 4.2mW**
  - **DCO ~ 1.5mW**
  - **ADC ~ 1.2mW**
  - **VGA ~ 0.5mW**
  - **Others ~ 1mW**

# Phase Noise



# Measured Spur Level



# Performance Summary of AD-PLL

	This Work	C. Hsu, JSSC'08	Rylyakov, ISSCC'09	C. Yao, JSSC'13	Chilara, ISSCC'14	M. He, ISSCC'14
Topology	<b>ADC-based</b>	TDC-based	BB-based	TDC-based	TDC-based	TDC-based
Freq.	2.2GHz	3.6GHz	20GHz	2.7GHz	2.4GHz	5.8GHz
RMS Jitter	380fs	200fs	1ps**	230fs	1.71ps	175fs
In-band Phase Noise	<b>-112 dBc/Hz</b>	-107 dBc/Hz	-83** dBc/Hz	-110 dBc/Hz	-90 dBc/Hz	-105 dBc/Hz
Ref. Spur	-74dBc	-65dBc	N/A	-75dBc	-70dBc	N/A
PLL FoM*	-242dB	-237dB	-220dB**	-240dB	-236dB	-244dB
Power	<b>4.2mW</b>	47mW	64mW	17mW	0.9mW	12.9mW
Area	0.15mm <sup>2</sup>	0.95mm <sup>2</sup>	0.11mm <sup>2</sup>	0.62mm <sup>2</sup>	0.20mm <sup>2</sup>	N/A
Tech.	65nm	130nm	65nm	180nm	40nm	40nm

\*PLL FOM is calculated based on RMS jitter

\*\* Estimated from the figure

# Conclusions

- **ADC-based** AD-PLL is proposed using **Voltage-domain digitization** in sub-sampling architecture
- **Resolution** can be enhanced by **voltage amplification**
- Voltage domain approach can help achieving high resolution in phase detection without calibrations

# Acknowledgement

**This work was partially supported by MIC, SCOPE, MEXT, STARC, and VDEC in collaboration with Cadence Design Systems, Inc., Synopsys, Inc., and Mentor Graphics, Inc.**

# Reference

- [1] R. B. Staszewski, *et al.*, "All-digital PLL and transmitter for mobile phones," *IEEE Journal of Solid-State Circuits (JSSC)*, vol. 40, no. 12, pp. 2469–2482, Dec. 2005.
- [2] M. Lee, and A. Abidi, "A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue," *IEEE Journal of Solid-State Circuits (JSSC)*, vol. 43, no. 4, pp. 769–777, Apr. 2008.
- [3] Z. Xu, *et al.*, "A 0.84ps-LSB 2.47mW Time-to-Digital Converter Using Charge Pump and SAR-ADC", *IEEE CICC*, San Jose, USA, Sep. 2013.
- [4] Y. Seo, *et al.*, "A 0.63ps resolution, 11b pipeline TDC in 0.13 $\mu$ m CMOS," *Symp. VLSIC 2011*, pp.152-153
- [5] M. Zanuso, *et al.*, "Time-to-digital converter with 3-ps resolution and digital linearization algorithm," *Proc. ESSCIRC 2010*, pp.262-265.
- [6] J. Yu, *et al.*, "A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu$ m CMOS Technology," *IEEE Journal of Solid-State Circuits (JSSC)*, vol. 45, no. 4, pp. 830–842, Apr. 2010.
- [7] C. Hsu, *et al.*, "A Low-Noise Wide-BW 3.6-GHz Digital  $\Delta\Sigma$  Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation," *IEEE JSSC*, Vol. 43, No. 12, pp. 2776-2786, Dec. 2008.

# Reference (Cont.)

- [8] X. Gao, *et al.*, "A 2.2-GHz -7.6mW Sub-Sampling PLL with -126dBc/Hz In-Band Phase Noise and 0.15psrms Jitter in 0.18um CMOS," IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, pp. 392-393, Feb. 2009.
- [9] Masaya Miyahara, *et al.*, "A 2.2GS/s 7b 27.4mW Time-based Folding Flash ADC with Resistive Averaged Voltage-to-Time Amplifiers," IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, pp. 388-389, Feb. 2014.
- [10] A. Mazzanti, and P. Andreani, "A Push-Pull Class-C CMOS VCO," IEEE Journal of Solid-State Circuits (JSSC), vol. 48, no. 3, pp. 724–732, Mar. 2013.
- [11] C.-W. Yao, and A. N. Willson, "A 2.8-3.2-GHz Fractional-N Digital PLL With ADC-Assisted TDC and Inductively Coupled Fine Tuning DCO," IEEE JSSC, vol. 48, no. 3, pp. 698-710, Mar. 2013.
- [12] V. K. Chhillara, *et al.*, "An 860 $\mu$ W 2.1-to-2.7GHz All-Digital PLL-Based Frequency Modulator with a DTC-Assisted Snapshot TDC for WPAN (Bluetooth Smart and Zigbee) Applications," IEEE ISSCC, pp.172-173, Feb. 2014.
- [13] M. He, *et al.*, "A 40nm Dual-Band 3-Stream 802.11 a/b/g/n/ac MIMO WLAN SoC with 1.1Gb/s Over-the-Air Throughput," IEEE ISSCC, pp. 350-351, Feb. 2014.
- [14] A. A. Abidi, "Phase Noise and Jitter in CMOS Ring Oscillators," IEEE JSSC, vol. 41, no. 8, pp. 1803-1816, Aug. 2006.





INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS

ISSCC®

UNIVERSITY OF PENNSYLVANIA