

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

Kento Kimura, Kenichi Okada and Akira Matsuzawa
(WE2C-2)

Matsuzawa & Okada Lab.

Tokyo Institute of Technology, Japan

- **Background**
- **Class-C VCO**
- **PN Degradation on Class-C VCO**
 - **AM-PM Conversion**
 - **Parasitic Cap Variation**
- **Proposed AM-PM Conversion Cancellation**
 - C_{GS} curve
 - C_{SB} curve
- **Conclusion**

Background


• 60GHz CMOS Transceiver IC

→ Local Oscillator using Injection-Locking

☺ Lower phase noise than direct 60GHz generation

• 20GHz VCO Requirement

→ 1. Quite low noise 2. High power efficiency



- **Phase Noise Theory in LC-Tank Oscillator**

$$\text{PN} = 10 \log_{10} \left\{ \frac{P_{\text{noise}}}{P_{\text{sig}}} \right\}$$

$$= 10 \log_{10} \left\{ \frac{2Fk_B T}{P_{\text{sig}}} \cdot \left(\frac{\omega_0}{2Q\omega_{\text{offset}}} \right)^2 \right\}$$


→ **should maximize**

- **Power Efficiency in LC-Tank Oscillator**

$$\text{PE} = \frac{P_{\text{sig}}}{P_{\text{DC}}} = \frac{I_{\text{sig}}}{I_{\text{DC}}} \cdot \frac{V_{\text{sig}}}{V_{\text{DC}}}$$

→ **should be close to 1**

LC-based VCO




😊 **High Spectral Purity**

→ **High Q-factor**

☹️ **Low Power Efficiency**

→ **Square current waveform**





$$\frac{I_{\text{sig}}}{I_{\text{DC}}} = \frac{2}{\pi}$$

Class-C VCO_[2]

[2] A. Mazzanti, et al., JSSC 2008

😊 **High Current Efficiency**
→ **Sinusoidal waveform**

Tr keeps in saturation region



$$\frac{I_{\text{sig}}}{I_{\text{DC}}} = 1$$

⊖ **Maximum Amplitude is limited**


➔ $V_{sig} < \frac{V_{DD} + V_{TH} - V_{GBIAS}}{2}$

$\frac{V_{sig}}{V_{DC}}$ **should be close to 1**

→ **Maximize V_{sig}**



→ **smaller V_{GBIAS}**

→ **larger T_r is necessary for robust oscillation**



Cross-Coupled Pair

☹ Non-Negligible Parasitic Capacitances




$$\frac{\partial C_{CCTr}}{\partial V_{GS}} \propto \frac{\partial C_{GS}}{\partial V_{GS}}$$

C_{GS} causes random frequency variation

→ **AM-PM Conversion like a varactor**


• Noise Sources

- Resistors for DC-bias
 - Adaptive Bias Circuits[3]
- ensure robust start-up



large V_{GBIAS} variation

$$\Delta f = \frac{\partial f}{\partial V_{GBIAS}} \cdot \Delta V_{GBIAS}$$




[3] W.Deng, *et al.*, JSSC 2013

AM-PM Conversion


$$K_{V_{\text{GBIAS}}} = \frac{\partial \omega_0}{\partial V_{\text{GBIAS}}} = \frac{\partial \omega_0}{\partial C} \cdot \frac{\partial C}{\partial V_{\text{GBIAS}}} = -\frac{\omega_0}{C} \cdot \frac{1}{4} \frac{\partial C_{\text{GS}}}{\partial V_{\text{GBIAS}}}$$

$$\text{PN}_{\text{AM-PM}} = 10 \log_{10} \left\{ \left(\frac{V_{\text{noise}} \cdot K_{V_{\text{GBIAS}}}}{2\omega_{\text{offset}}} \right)^2 \right\}$$



Design Concept


Is it possible to mitigate $K_{V_{GBIAS}}$ around V_{TH} ?




Proposed Circuit

• Resistive Joint on 2 legs of Cross-Coupled Pair


☺ Enable to Mitigate $K_{V_{GBIAS}}$




Conventional



Proposed



Z , C_{SB} and C_{TAIL} have to be taken in consideration



Independent of Z

C_{GD}, C_{DB}, C_{GB}



dependent on Z

C_{GS}, C_{SB}

C_{GS}, C_{SB} contribution should be re-considered

Mechanism- C_{GS}

$$\frac{C_{GS_prop}}{C_{GS_conv}} = 1 - \frac{g_m^2 + \omega^2 C_{GS} \cdot (C_{GS} + C_{TAIL})}{\left(\frac{1}{Z}\right)^2 + \omega^2 \cdot (C_{GS} + C_{TAIL})^2}$$





C_{GS} steep can be more moderate

Mechanism- C_{SB}

C_{SB} can be seen as negative cap[4]

→ Inversion from gate to drain cross connection


$$\frac{-g_m^2}{\left(\frac{1}{Z} + g_m\right)^2 + \omega^2 \cdot (C_{GS} + C_{TAIL})^2} \cdot C_{SB}$$




[4] L. Fanori, et al., JSSC 2010

Dependence to V_{GBIAS}

- Z make C_{GS} steep more moderate
- C_{SB} generate negative steep




Frequency Sensitivity **Zero point**




Measured Phase Noise

Phase Noise improves **3dB** when $Z = 60\Omega$.



Chip Die Photo

65nm CMOS Process
VCO Core : 0.057[mm²]



20GHz band Comparison

Ref	PN@1MHz [dBc/Hz]	Freq [GHz]	Power [mW]	FoM [dBc/Hz]	Topology (LC-only)
[5]	-101	26.7	21	-176.3	push-push
[6]	-98	18.7	6	-176	PMOS
[7]	-112	19	200	-174.5	Colpitts
[8]	-106	17.9 - 21.2	19.2	-179	Tail Capacitive Feedback
This Work	-105.5	19.3 - 22.4	8.7	-182.4	Class-C with NSM

$$\text{FoM} = \text{PN} - 20 \log_{10} \left(\frac{f_{\text{center}}}{f_{\text{offset}}} \right) + 10 \log_{10} \left(\frac{P_{\text{DC}}}{1\text{mW}} \right)$$

Conclusion

- **AM-PM Conversion on the cross-coupled pair can be cancelled in proposed circuit.**
- **It improve phase noise performance by 3dB and achieve best Figure of Merit among 20GHz Oscillators.**

- [1] K. Okada, et al., "A 60 GHz 6QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE 802.15.3c," in 2011 IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2011, pp. 160–162.**
- [2] A. Mazzanti, et al., "Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise," IEEE Journal of Solid-State Circuits, vol.43, No.12, pp.2716-2729 , Dec. 2008.**
- [3] W. Deng, et al., "Class-C VCO With Amplitude Feedback Loop for Robust Start-Up and Enhanced Oscillation Swing," IEEE Journal of Solid-State Circuits, vol.48, No.2, pp.429-440 , Feb. 2013.**
- [4] L. Fanori, et al., "Capacitive Degeneration in LC-Tank Oscillator for DCO Fine-Frequency Tuning," IEEE Journal of Solid-State Circuits, vol.45, no.12, pp.2737-2745, Dec. 2010.**

- [5] R. Molave, et al., "A 27-GHz Low-Power Push-Push LC VCO with Wide Tuning Range in 65nm CMOS," *IEEE Int. Symp. Circuits and Systems*, May 2011, pp.1141-1144.
- [6] G. Zhu, et al., "A Low-Power Wide-Band 20GHz VCO in 65nm CMOS," *5th Global Symposium on Millimeter Waves*, May 2012, pp.291-294.
- [7] W. Wang, et al., "A 20GHz VCO and Frequency Doubler for W-band FMCW Radar Applications," *IEEE Silicon Monolithic Integrated Circuits in RF Systems*, Jan. 2014, pp.104-106.
- [8] A. Musa, et al., "A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications," *IEEE Journal of Solid-State Circuits*, vol.46, no.11, pp.2635-2649, Nov. 2011.

Acknowledgement

This work is partially supported by MIC, SCOPE, MEXT, STARC, STAR and VDEC in collaboration with Cadence Design Systems, Inc., Mentor Graphics, Inc., and Agilent Technologies Japan, Ltd.