



# **WSK: 60GHz WiGig Frequency Synthesizer Using Injection Locked Oscillator**

**Kenichi Okada**

**Tokyo Institute of Technology**




# Outline

- **Motivation**
- **Phase Noise Requirement for IEEE802.11ad/WiGig**
- **60GHz Synthesizer Design**
- **60GHz Transceiver**
- **Conclusion**

# Worldwide Frequency Allocation


## 60GHz unlicensed band



## 9GHz-BW for IEEE802.11ad/WiGig

# 60GHz-Band Capability

- QPSK → 3.52Gbps/ch
- 16QAM → 7.04Gbps/ch
- **64QAM → 10.56Gbps/ch**



from Clause 21.3.1 (p.443) & Annex E (p.539) in 802.11ad-2012.pdf


# Outline

- Motivation
- ➔ • Phase Noise Requirement for IEEE802.11ad/WiGig
- 60GHz Synthesizer Design
- 60GHz Transceiver
- Conclusion

# Required CNR for BER < 10<sup>-3</sup>

$$\text{System SNR} = \sqrt{(\text{TX SNR})^2 + (\text{RX SNR})^2}$$

+3dB is required.



## -TX EVM=TX SNR(MER)

MCS	Modulation		Data rate [Mb/s]	TX EVM [dB] (spec)
9	$\pi/2$ -QPSK	SC	2502.5	<b>-15</b>
12	$\pi/2$ -16QAM	SC	4620	<b>-21</b>
17	QPSK	OFDM	2079.00	<b>-13</b>
21	16QAM	OFDM	4504.50	<b>-20</b>
24	64QAM	OFDM	6756.75	<b>-26</b>

SC: single carrier

from Table 21-18, 21-21 (p.472, 477) & Table 21-14, 21-16 (p.461, 469) in 802.11ad-2012.pdf

## EVM degradation (TX EVM $\leq$ -26dB for 64QAM)

### TX

AM-AM, AM-PM: -30dB (EVM-vs-Pout)

**phase noise: -30dB**

I/Q mismatch:  $\leq$ -40dB

gain/phase flatness:  $\leq$ -40dB

### RX

NF, IIP3:  $\leq$ -40dB (depending on Pin)

**phase noise: -30dB**

I/Q mismatch:  $\leq$ -40dB

gain/phase flatness:  $\leq$ -40dB (depending on DBB)



# Phase Noise Issue at mmW

- Phase noise degrades EVM.
- Phase noise becomes larger at millimeter-wave for both in-band and out-of-band of PLL.

e.g.

5GHz → 60GHz


**+21.6dB** increase

= $20\log_{10}(60\text{GHz}/5\text{GHz})$

$$\mathcal{L}_{\text{out-of-band}} \propto \left( \frac{f_{\text{osc}}}{f_{\text{offset}}} \right)^2$$

$$\mathcal{L}_{\text{in-band}} \propto \left( \frac{f_{\text{osc}}}{f_{\text{ref}}} \right)^2$$

# Phase Noise Degradation




# Influence on EVM

- Phase noise influence on EVM can be estimated by the following equations.
- Integrated DSB phase noise  $\varphi_{\text{RMS}}^2$  is sometimes integrated **from 10kHz to 40MHz** due to measurement issue. → **correct?**


$$\varphi_{\text{RMS}}^2 = 2 \int_0^{B/2} \mathcal{L}(f) df \cong 2 \int_0^{\infty} \mathcal{L}(f) df$$



$$TX EVM = \sqrt{\frac{1}{SNR^2} + \varphi_{\text{RMS}}^2}$$

# Phase Noise for 802.11ac



# Phase Noise for 802.11ad





A decision-directed PLL used for symbol-timing recovery can cancel low-offset phase noise, which is 2<sup>nd</sup>-order LPF at  $f_{\text{track}}$ .

# IEEE802.11ac standard (OFDM)

Modulation	Code rate	N <sub>BPSC</sub>	N <sub>CBPS</sub>	N <sub>DBPS</sub>	Data rate [Mbps]
QPSK	3/4	2	936	702	195
16-QAM	3/4	4	1872	1404	390
64-QAM	5/6	6	2808	2340	650
<b>256-QAM</b>	<b>5/6</b>	<b>8</b>	<b>3744</b>	<b>3120</b>	<b>866.67</b>

Subcarrier frequency spacing: **0.3125MHz (=160MHz/512)**

# of data subcarriers=468 (in 501 with 156.5625MHz-BW)

T<sub>DFT</sub>: OFDM IDFT/DFT period (=3.2us)

T<sub>GI</sub>: Guard Interval duration (=0.4us = T<sub>DFT</sub>/8)

R: code rate

N<sub>BPSC</sub>:# coded bits per single carrier

N<sub>CBPS</sub>:# coded bits per symbol (=468\*N<sub>BPSC</sub>)

N<sub>DBPS</sub>:# data bits per symbol (=N<sub>CBPS</sub>\*R)

Data rate = N<sub>DBPS</sub>/(T<sub>DFT</sub>+T<sub>GI</sub>) = **0.3125MHz\*N<sub>DBPS</sub>\*T<sub>DFT</sub>/(T<sub>DFT</sub>+T<sub>GI</sub>)**

MCS	Modulation	Code rate	N <sub>BPSC</sub>	N <sub>CBPS</sub>	N <sub>DBPS</sub>	Data rate [Mbps]
17	QPSK	3/4	2	672	504	2079.00
21	16-QAM	13/16	4	1344	1092	4504.50
24	64-QAM	13/16	6	2016	1638	<b>6756.75</b>

Subcarrier frequency spacing: **5.15625MHz**

# of data subcarriers=336 (in 355 with 1830.5MHz-BW)

T<sub>DFT</sub>: OFDM IDFT/DFT period (=0.194us)

T<sub>GI</sub>: Guard Interval duration (=48.4ns = T<sub>DFT</sub>/4)

R: code rate

N<sub>BPSC</sub>:# coded bits per single carrier

N<sub>CBPS</sub>:# coded bits per symbol (=336\*N<sub>BPSC</sub>)

N<sub>DBPS</sub>:# data bits per symbol (=N<sub>CBPS</sub>\*R)

Data rate = N<sub>DBPS</sub>/(T<sub>DFT</sub>+T<sub>GI</sub>) = 5.15625MHz\*N<sub>DBPS</sub>\*T<sub>DFT</sub>/(T<sub>DFT</sub>+T<sub>GI</sub>)

from Table 21-4 (p.446) & Table 21-14 (p.462) in 802.11ad-2012.pdf



# Maximum $f_{\text{track}}$ ?

J. R. Pelliccio, *et al.*, APPLIED MICROWAVE & WIRELESS, 2001

$$S_{\text{track}}(f) = \frac{1}{1 + \left(\frac{f}{f_{\text{track}}}\right)^4}$$

$$f_{\text{track}} = \frac{f}{\left(\frac{1}{S_{\text{track}}(f)} - 1\right)^{\frac{1}{4}}}$$

For a rough estimation, assume

$f = 1/2 \times$  subcarrier spacing

$$S_{\text{track}}(f) = 10^{-3} (= -30\text{dB})$$


**802.11ac**

$$f_{\text{track}} < 312.5\text{kHz} \times 0.089 = \mathbf{27.8\text{kHz}}$$


**802.11ad**

$$f_{\text{track}} < 5156.25\text{kHz} \times 0.089 = \mathbf{458.6\text{kHz}}$$

# Phase Noise for 802.11ac



# Phase Noise for 802.11ad



$$\varphi_{\text{RMS,eff}}^2 = 2 \int_0^{B/2} \mathcal{L}(f) \left( 1 - \frac{1}{1 + \left(\frac{f}{f_{\text{track}}}\right)^4} \right) df$$

$$TX \text{ EVM} = \sqrt{\frac{1}{\text{SNR}^2} + \varphi_{\text{RMS,eff}}^2}$$

**$B$  : bandwidth of modulated signal**


**( $B$  can be infinity for approximation)**

**$f_{\text{track}}$  : tracking bandwidth of symbol timing recovery**

**( $f_{\text{track}} < 456.8\text{kHz}$  for IEEE802.11ad OFDM)**

# Cross Effect

\*K. Okada, *et al.*, JSSC 2011



# Phase Noise Requirement

## Requirement for IEEE802.11ad/WiGig

QPSK: **-83dBc/Hz**@1MHz (-15.7dB)

16QAM: **-90dBc/Hz**@1MHz (-22.7dB)

64QAM: **-96dBc/Hz**@1MHz (-28.7dB)

with  $f_{\text{track}}=400\text{kHz}$  & 2.7dB margin


In-band phase noise is not important, but the supply-pushing has to be cared for a TDD operation.

# Outline

- **Motivation**
- **Phase Noise Requirement for IEEE802.11ad/WiGig**
- ➔ • **60GHz Synthesizer Design**
- **60GHz Transceiver**
- **Conclusion**

# 60GHz LO Considerations

- -96dBc/Hz@1MHz for 64QAM
- 7 carrier frequencies for channel bonding from 58.32GHz to 64.80GHz (10.5%)
- 40-MHz reference clock for sharing other WiFi







# Oscillation Frequency

**60-GHz fundamental oscillation is not a good idea.**

$Q_c < 10$  @ 60GHz




# Frequency Multiplier



- for hetero-dyne TRX
- reasonable for PN and FTR


\*S. Emami, *et al.*, ISSCC 2011



- 30GHz is a bit high for PN and FTR
- I/Q phase calibration is required.

\*\*C. Marcu, *et al.*, ISSCC 2009

(20GHz x3, 15GHz x4 are OK.)



- 60GHz QILO\*\*\*
- good for PN and FTR

\*\*\*W. Chan, *et al.*, ISSCC 2008


# Quadrature ILO

## QILO: Quadrature Injection-Locked Oscillator\*

\*W. Chan, *et al.*, ISSCC 2008

working as a frequency tripler

### 60GHz QILO




Single-side injection\*\*

\*\*K. Okada, *et al.*, ISSCC 2011

36/40MHz ref.

20GHz PLL


60GHz QILO



- 20GHz PLL: 64mW
- 60GHz QILO: 18mW(TX)&15mW(RX)
- QILO frequency range: 58-66GHz
- Phase noise improvement by **injection locking**
- **-96.5dBc/Hz @ 1MHz at 61.56GHz**



58.32GHz  
59.40GHz  
60.48GHz  
61.56GHz  
62.64GHz  
63.72GHz  
64.80GHz

# Quadrature ILO



\*W. Chan, *et al.*, ISSCC 2008 \*\*A. Musa, *et al.*, JSSC 2011 \*\*\*K. Okada, *et al.*, ISSCC 2011, 2012

# 20GHz VCO



Tail feedback TEG VCO achieves **-107dBc/Hz@1MHz**

\*K. Okada, et al., JSSC 2011

# Comparison of 60GHz LO

Ref.	REF Freq. (MHz)	Frequency (GHz)	Phase Noise @1MHz	Features	Power (mW)
[1]	100	57.0-66.0	-75dBc/Hz	Direct 60GHz QPLL	78
[2]	203.2	59.6-64.0	-92dBc/Hz	30GHz PLL + hybrid	76
[3]	100	56.4-63.4	-90dBc/Hz	60GHz AD-PLL	48
[4]	36	58.1-65.0	<b>-96dBc/Hz</b>	Sub-harmonic Injection 20GHz PLL + 60GHz QILO	72
[5]	36/40	58-66	<b>-97dBc/Hz</b>	Sub-harmonic Injection 20GHz PLL + 60GHz QILO	79
[6]	36/40	58.3-65.4	<b>-95dBc/Hz</b>	Sub-harmonic Injection 20GHz PLL + 60GHz QILO	33

[1] K. Scheir, *et al.*, ISSCC 2009 [2] C. Marcu, *et al.*, JSSC 2009 [3] W. Wu, *et al.*, ISSCC 2013  
 [4] W. Deng, *et al.*, JSSC 2013 [5] K. Okada, *et al.*, ISSCC 2014 [6] T. Siriburanon, *et al.*, RFIC 2014




# Outline

- **60GHz Synthesizer Design**
- ➔
  - **20GHz-to-5GHz ILFD**
  - **QILO as a phase shifter**
  - **Sub-sampling PLL**



# 20GHz-to-5GHz ILFD (/4)


## Progressive-mixing ILFD<sup>\*,\*\*</sup>




\*A. Musa, et al., A-SSCC 2011 \*\*T. Siriburanon, et al., ESSCIRC 2013

# Divide-by-4 Operation


5GHz



10GHz



20GHz



**Locked State of Divide-by-4 operation**

# Divide-by-4 Dividers


	Features	Locking Range (GHz)	Power (mW)	Area (mm <sup>2</sup> )
[1]	Direct mixing	22.6-28 (21%)	8.3	0.140
[2]	Direct mixing	31.0-41.0 (27%)	3.3	0.002
[3]	LC Direct mixing	58.5-72.9 (22%)	2.2	0.032
[4]	CML + LC ILFD	13.5-30.5 (77%)	7.3	0.33
[5]	<b>Progressive mixing</b>	13.4-21.3 (31%)	<b>3.9</b>	<b>0.003</b>
[6]	<b>Progressive mixing</b>	15.2-20.4 (24%)	<b>3.1</b>	<b>0.002</b>

[1] A-SSCC 2007 [2] ISSCC 2006 [3] CICC 2012 [4] T-MTT 2011

[5] A. Musa, *et al.*, A-SSCC 2011 [6] T. Siriburanon, *et al.*, ESSCIRC 2013


# Outline

- **60GHz Synthesizer Design**
  - **20GHz-to-5GHz ILFD**
  - **QILO as a phase shifter**
  - **Sub-sampling PLL**




# Quadrature ILO

Previous work\*



I/Q mismatch

This work\*\*





Single-side injection  
- This can be used as a very fine phase shifter.

PPF:polyphase filter

\*\*K. Okada, *et al.*, ISSCC 2012

\*W. Chan, *et al.*, ISSCC 2008

# Phasor Analysis




**( $Z_i, Z_q$  : tank impedance)**

**I/Q phase difference can be controlled by  $Z_i$  and  $Z_q$ .**



# I/Q Phase Shift

QILO can be used as **a very-fine phase shifter.**

$$\Delta\phi = \sin^{-1} \left( 2Q_I \frac{\omega_{OI} - \omega_{inj\_PLL}(20\text{GHz})}{\omega_{OI}} \frac{I_{osc\_I}}{I_{inj\_I}(60\text{GHz } Q) + \alpha I_{inj\_PLL}(20\text{GHz})} \right) \\ - \sin^{-1} \left( 2Q_Q \frac{\omega_{OQ} - \omega_{inj\_PLL}(20\text{GHz})}{\omega_{OQ}} \frac{I_{osc\_Q}}{I_{inj\_Q}(60\text{GHz } I)} \right)$$



# Phase Resolution



I/Q gain cal.: RF VGA

I/Q phase cal. : QILO with 10-bit DAC


**0.1 degree/code (estimated) can be realized.**

\*S. Kawai, *et al.*, RFIC 2013




# Outline

- **60GHz Synthesizer Design**
  - **20GHz-to-5GHz ILFD**
  - **QILO as a phase shifter**
  - **Sub-sampling PLL**



# mmW Sub-Sampling PLL


## Improvement of in-band phase noise



\*T. Siriburanon, *et al.*, RFIC 2014 \*\*V. Szortyka, *et al.*, ISSCC 2014

# Phase Noise of SS-PLL

@62.64GHz



# Phase Noise Comparison




Ref.	REF Freq. (MHz)	Frequency (GHz)	Integrated Jitter (ps)	Phase Noise @10kHz offset	Phase Noise @10MHz offset	Features	Power (mW)
[1]	100	57.0-66.0	1.5	-66 dBc/Hz	-108 dBc/Hz	Direct 60GHz QPLL	78
[2]	203.2	59.6-64.0	2.3	-65 dBc/Hz	-112 dBc/Hz	30GHz PLL + Coupler	76
[3]	100	56.0-62.0	0.94	-71 dBc/Hz	-109 dBc/Hz	60GHz AD-PLL	48
This [6] (normal)	36/40	58.3-65.4	12.0	-40 dBc/Hz	-115 dBc/Hz	Sub-harmonic Injection 20GHz PLL + 60GHz QILO	32.8
This [6] (SS)	36	58.3-65.4	2.1	-69 dBc/Hz	-115 dBc/Hz	Sub-harmonic Injection 20GHz <b>SS-PLL</b> + 60GHz QILO	34.2

[1] K. Scheir, *et al.*, ISSCC 2009 [2] C. Marcu, *et al.*, JSSC 2009 [3] W. Wu, *et al.*, ISSCC 2013 [4] W. Deng, *et al.*, JSSC 2013 [5] K. Okada, *et al.*, ISSCC 2014 [6] T. Siriburanon, *et al.*, RFIC 2014

# Outline

- **Motivation**
- **Phase Noise Requirement for IEEE802.11ad/WiGig**
- **60GHz Synthesizer Design**
- ➔ • **60GHz Transceiver**
- **Conclusion**

# Transceiver Block Diagram



\*K. Okada, et al., ISSCC 2014


# 64QAM & 28Gbps 16QAM




**64QAM with 10.56Gb/s is achieved for the full 4 channels.**

Channel	ch.1 58.32GHz	ch.2 60.48GHz	ch.3 62.64GHz	ch.4 64.80GHz	ch.1-ch.4 bond
Modulation	64QAM				16QAM
Data rate	10.56Gb/s	10.56Gb/s	10.56Gb/s	10.56Gb/s	28.16Gb/s
Constellation					
Spectrum					
TX EVM	-27.1dB	-27.5dB	-28.0dB	-28.8dB	-20.0dB
TX-to-RX EVM	-24.6dB	-23.9dB	-24.4dB	-26.3dB	-17.2dB


MCS	Modulation		Data rate [Mb/s]	TX EVM [dB]	
				Spec.	Meas.
9	QPSK	SC	2502.5	-15	-27.1
12	16QAM	SC	4620	-21	-27.0
24	64QAM	OFDM	6756.75	-26	-26.5



**MCS9**



**MCS12**



**MCS24**

Measured by  
Agilent AWG  
+ Osc. + VSA  
+ 81199A  
in ch.3



# Conclusion

- Phase noise requirement for IEEE802.11ad/WiGig
  - QPSK: **-83dBc/Hz @1MHz**
  - 16QAM: **-90dBc/Hz @1MHz**
  - 64QAM: **-96dBc/Hz @1MHz**
- <20GHz oscillation with a frequency multiplier for good phase noise and wide frequency tuning (58.32-64.80GHz)
- The quadrature injection-locked oscillator can be used as a **frequency tripler** and **phase shifter**.
- A 64QAM transceiver is demonstrated.



# Acknowledgement



RFIC 2014


**This work was partially supported by MIC, SCOPE, MEXT, STARC, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.**

# References

- [1] K. Okada, *et al.*, "A 64-QAM 60GHz CMOS Transceiver with 4-Channel Bonding," *IEEE ISSCC*, pp. 346-347, Feb. 2014.
- [2] K. Okada, *et al.*, "A Full 4-Channel 6.3Gb/s 60GHz Direct-Conversion Transceiver with Low-Power Analog and Digital Baseband Circuitry," *IEEE ISSCC*, pp. 218-219, Feb. 2012.
- [3] K. Okada, *et al.*, "Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver with Low-Power Analog and Digital Baseband Circuitry," *IEEE JSSC*, Vol. 48, No. 1, pp.46-65, Jan. 2013.
- [4] K. Okada, *et al.*, "A 60GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE 802.15.3c," *IEEE ISSCC*, pp. 160-161, Feb. 2011.
- [5] K. Okada, *et al.*, "A 60-GHz 16QAM/8PSK/QPSK/BPSK Direct-Conversion Transceiver for IEEE802.15.3c," *IEEE JSSC*, Vol. 46, No. 12, pp. 2988-3004, Dec. 2011.
- [6] A. Musa, *et al.*, "A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications," *IEEE JSSC*, Vol. 46, No. 11, pp. 2635-2649, Nov. 2011.
- [7] W. Deng, *et al.*, "A Sub-harmonic Injection-locked Quadrature Frequency Synthesizer with Frequency Calibration Scheme for Millimeter-wave TDD Transceivers," *IEEE JSSC*, Vol. 48, No. 7, pp. 1710-1720, July 2013.


# References

- [8] S. Kawai, *et al.*, “A Digitally-Calibrated 20Gb/s 60GHz Direct-Conversion Transceiver in 65-nm CMOS,” *IEEE RFIC Symposium*, pp.137-140, June 2013.
- [9] K. Okada, *et al.*, “Full Four-Channel 6.3-Gb/s 60-GHz CMOS Transceiver with Low-Power Analog and Digital Baseband Circuitry,” *IEEE JSSC*, Vol. 48, No. 1, pp.46-65, Jan. 2013.
- [10] T. Siriburanon , *et al.*, “A 60-GHz Sub-Sampling Frequency Synthesizer Using Sub-Harmonic Injection-Locked Quadrature Oscillators,” *IEEE RFIC Symposium*, June 2014.
- [11] T. Siriburanon, *et al.*, “A 13.2% Locking-Range Divide-by-6, 3.1mW, ILFD Using Even-Harmonic-Enhanced Direct Injection Technique for Millimeter-Wave PLLs,” *IEEE ESSCIRC*, pp.403-406, Sep. 2013.
- [12] J. R. Pelliccio, H. Bachmann and B. W. Myers, “Phase Noise Effects on OFDM Wireless LAN Performance,” *APPLIED MICROWAVE & WIRELESS*, pp.68-80, 2001.
- [13] F. M. Gardner, “Interpolation in digital modems Part I: Fundamentals,” *IEEE Trans. Communications*, vol. 41, no. 3, pp. 501–507, Mar. 1993.



**Cancel in-band phase noise at  $< f_{\text{track}}$**

**timing recovery (phase)      carrier recovery (freq.)**



NCO: Number-Controlled Oscillator  
LF: Loop Filter  
PD: Phase Detector