A 17-mW 5-Gb/s 60-GHz CMOS Transmitter with Efficiency-Enhanced On-Chip Antenna

Rui Wu^{*}, Wei Deng^{*}, Shinji Sato^{*}, Takuichi Hirano^{*}, Ning Li^{*}, Takeshi Inoue^T, Hitoshi Sakane[†], Kenichi Okada^{*}, Akira Matsuzawa^{*} * Tokyo Institute of Technology, Japan [†]S.H.I. Examination & Inspection, Ltd., Japan

1. Research Background



2. Conventional CMOS mmW Intra-connect TXs

Bigh data rate '

Oractive modulators and buffers are power hungry



Off-chip antenna increases circuit size and parasitic components

mmW Intra-connect in CMOS

Observe and a set and a s components, and flexible connection



⊗ Low resistivity of CMOS substrate → poor on-chip antenna gain

 Θ High data rate \rightarrow requires ultra wideband

3. The Proposed Transmitter



The gain of the CMOS on-chip antenna is improved 3 dB by using the \succ Well-suited for short-range wireless interconnect applications.

	on irradiation	n on tion	S Normalized TX CG (dB) -15		DOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO	$P \rightarrow P \rightarrow$	
58 63 68 57 59 61 63 65 6 ency (GHz) Frequency (GHz) Frequency (GHz)							
	Modulation	Data	a Rate	Power	Antenna	Core Aera	
	BPSK	5.0 Gb/s†		17 mW	On-chip	0.64 mm ²	
	ASK	11.() Gb/s	29 mW	Off-chip	0.06 mm ²	
	OOK	10.7	7 Gb/s	31 mW	Off-chip	0.15 mm ²	
	OOK	2.2 Gb/s		28 mW	On-chip	0.82 mm ^{2*}	
	QPSK	10.4 Gb/s		50 mW	On-chip	2.15 mm ^{2*}	
from literature [†] Limited by the meas. equipment saki <i>et al.</i> , ISSCC2010 [2] C.W. Byeon <i>et al.</i> , TMTT2013 ris <i>et al.</i> , RFIC2013 [8] L. Kong <i>et al.</i> , ISSCC2013							