

Novel Design Method for ~GHz DAC & Automated Design Program

~GHz DAコンバータの新設計手法と自動設計

Mitsutoshi Sugawara^{*12}, Kenji Mori¹²,

Masaya Miyahara¹, Akira Matsuzawa¹

菅原 光俊^{*12} 盛 健次¹² 宮原 正也¹ 松澤 昭¹


Tokyo Institute of Technology¹, JST CREST²

Mar 6, 2014


- これまで新たなDACの設計方法と、自動設計のアイデアを発表してきました
 - レイアウト・ドリブン (レイアウト最優先設計)
 - サブ・ミクロン・スライス構造 (MOM容量、R)
 - 自動設計プロトタイプ・プログラム (R-DAC)
- 今回は、
 - MIM容量へ適用し、このタイプでもサブミクロン・スライスを実現できることを報告
 - この設計ナレッジを、いかに自動設計へ応用したかの報告

- We are developing an automated design tool for **~GHz DACs**.
- We apply proposed “**layout-driven design methodology**” into **MIM** capacitor type DAC. Finally we reached “**sub-micron-wide slice structure**”
 - We give 1st priority to layout.
- I explain slice-based DAC design **knowledge-base**, and outline of our **prototype automated DAC design program**

DAC design schematic example




Previous DAC design example



Worthless (muda) area in Previous


several- μm



How to cut “muda” by layout-drive design method⁷

- **No isolations**

- Because one of nodes of capacitors is commonly connected with output node



- **No shields**

- Other nodes of capacitors are connected to either +Vref or GND through switches

- **No wiring areas rather than above the elements**

- We propose unit capacitor width is adjusted same pitch as switches & logic


- **Common sources**

Our proposed sub- μm slice structure 8

Reference

unit capacitor width is
same pitch as switches & logic

sub- μm
↔





M.Sugawara, K.Mori, S.Lee, M.Miyahara, A.Matsuzawa, "Proposal of layout-driven 1/2.8 size DAC design methodology", Silicon Analog RF study committee by IEICEJ, Nov.2013

Novel Measuring-Noise-Suppression and
Measurement-Time-Reduction Methodology for ADC/DAC


Proposed MIM type C-DAC layout

9




Less than half size of previous


Proposed MIM type C-DAC layout



sub- μm




Proposed MIM C-DAC layout w/ logic 11




Novel Measuring-Noise-Suppression and
Measurement-Time-Reduction Methodology for ADC/DAC

Proposed MIM-DAC schema w/ logic



Novel Measuring-Noise-Suppression and Measurement-Time-Reduction Methodology for ADC/DAC

- **Smaller size than previous ($<1/2$)**
- **Higher speed & lower power consumption**
 - Because wires are straight and sub- μm
 - Stray capacitance and stray resistance are significant lower ($<1\text{fF}$) than previous
- **Easy for thermometer coding logic**
 - In-line with each switch and MIM capacitor
 - Small overhead in addition to binary code
 - Against process variation, less glitch
- **No more extra digital wire bundle areas**



Capacitor :

allowable error = $m / 2^{b-n}$

= process variation = $k_{\sigma} * \text{pelgrom_coef} / \text{sqrt}(L_c * W_c)$

unit capacitor $C = \epsilon * \epsilon_0 * L_c * W_c / d$

Bigger value of $L_c * W_c$ is survive.

Here, $m = 1/4$, $k_{\sigma} = 4$ @ default

$2(W_c + \text{metal_space}) = \text{pitch } p.$

Switch transistors :

allowable impedance = $(m_{sw} / 2^{b-n}) * (1/2\pi f C)$

= switch on-resistance = $\beta n * (V_{DD} - V_T) * W_{swn} / L_{swn}$

Here, L_{swn} is process minimum length @ analog use.

$p = (L_{swn} + \text{drain_source_width}) * 4$


Logic transistors :

L_n is process minimum.

$W_n = (W_{swn} * 4) / \text{fan_outs}$

Novel Measuring-Noise-Suppression and

Measurement-Time-Reduction Methodology for ADC/DAC



- **Proposed “sub-micron slice structure”**
 - is better performance than previous.
 - is easy to layout.
- **Why not to develop automated layout tool ?**


- **Inputs :**

- Given DAC bit size
- Either C or R, and given unit value or output value
- Conversion speed
- Design rule table from each process technology kit
- Process portability, and at least X axis scalable.
- Evaluation function (area, etc.) to determine final n value
- Best match n or all n cases can be designed.
- Additional switch option for ADC bottom plate injection
- Full automation or semi automation


- **Outputs :**

- Layout
- Schematics for LVS or manual modification
- DRC, LVS, LPE results if required (basically clean by design)


Proposed automated DAC design flow 17



Manual layout result of
1Gbps 9bit C-DAC in $33\mu\text{m} \times 72\mu\text{m}$ on $65\mu\text{m}$ CMOS
by using proposed sub- μm slice structure
before automated program




Automated design result of
9bit R-DAC with revised prototype program
0.04mm² = 46μm x 83μm in 65nm CMOS




Novel Measuring-Noise-Suppression and
Measurement-Time-Reduction Methodology for ADC/DAC

BACKUP SLIDES

Proposed method: **binary** coded C-DAC



Proposed method: scrambled binary



Cancel gradient of capacitances, such as metal thickness.

Better INL, DNL


$$C1=C1a$$

$$C2=C2a+C2b$$


$$C3=C3a+C3b+C3c+C3d$$

$$C4=C4a+C4b+C4c+C4d+C4e+C4f+C4g+C4h$$

Controlled by switch logic connections.



Proposed method: thermometer coded



Equal valued capacitors.

Monotonicity is guaranteed.

The code operates to add one by one.


0: all off

1: C1 on


2: C1,C2 on

3: C1,C2,C3 on

:




Proposed method: scrambled thermometer²⁴





to digital block

Monotonicity is guaranteed.
Better INL



Proposed method: **scaling** capacitor layout 25

- **Scaling capacitor (2^{uint} capacitance value) can be located in same slice except metal wires.**
- **It makes better match to keep same**




Proposed method: experimental results²⁶

- Our silicon samples' experimental results
 - 12bit DAC in SAR ADC
 - DAC core size: $0.0035\text{mm}^2 = 230\mu\text{m} \times 15\mu\text{m}$ (65nm)
= **1/2.8** of our previous design* (90nm)
 - Clock speed **1GHz. +20% higher** than previous design*
 - Power consumption $<2\text{mW}$


*Z.Xu, M.Miyahara, A.Matsuzawa, "A 1ps-resolution Integrator -based Time-to-Digital Converter Using a SAR-ADC in 90nm CMOS", NEWCAS 2013 IEEE 11th International, 16-19

Layout



Proposed method: C+Sw+logic in slice²⁷

- **Example of capacitor + switches + logic in slice.**
- **Half capacitor in a slice**




Proposed method: R-DAC schematic

- Apply to R-2R + segment 9bit DAC
 - 2R resistor based
 - R + switches + DFF + thermometer coder

Total 3 pieces for R-2R

Total 63 pieces for thermometer code.
Actual positions can be scrambled.



“9ビットRDACの自動合成” 電子情報通信学会シリコンアナログRF研究会 2013年8月 盛他

- A required accuracy of unit resistor is calculated as $m/2^{b-n}$, where m is margin
- Its standard deviation σ is given as $\sigma = \text{pelgrom_coef} / \sqrt{L \cdot W}$.
 $m/2^{b-n} = k \cdot \text{pelgrom_coef} / \sqrt{L \cdot W}$
(1)
- $R = \rho_s (L + \Delta L) / (W + \Delta W) + 2R_c$ (2)
 $R \sim \rho_s \cdot L/W + 2R_c$ (2')

- **Where**

- b : total DAC bit (given)
- n : bit of segment portion (variable)
- R : unit resistor value (given)
- $m=1/4$ (default)
- $k=3$ or 4 (default)
- $\rho_{\text{elgrom_coef}}$ (from PDK)
- ρ_s (from PDK)
- ΔL (from PDK)
- ΔW (from PDK)
- R_c (from PDK)

- Hence,

$$W = (k^* \rho_s / m) 2^{b-n} \sqrt{\text{pelgrom_coef} / R} \quad (3)$$

If $W < W_{\min}$ (in PDK) then $W = W_{\min}$

- $L = (R - 2R_c)(W - \Delta W) / \rho_s + \Delta L \quad (4)$

If $L < L_{\min}$ (in PDK) then $L = L_{\min}$
recalculate W