

# 積分器とSARADCを用いた1ps分解能の 時間・デジタル変換器

○徐 祖楽、宮原 正也、松澤 昭

東京工業大学 理工学研究科・電子物理工学専攻  
松澤・岡田研究室

# Abstract

2

TOKYO TECH  
Pursuing Excellence


- We propose a time-to-digital converter (TDC) that uses a Gm-C integrator to translate the time interval into voltage, and quantizes this voltage with a SAR-ADC. The proposed method is capable of achieving pico-second resolution, avoiding limitations in delay-chain-based TDCs, such as logic gate propagation delay, mismatches, and voltage surges. Furthermore, taking the advantages of SAR-ADC, small area and low power consumption of voltage quantization are attainable. The chip was fabricated in 90nm CMOS. Its measured DNL and INL are -0.6/0.7 LSB and -1.1/2.3 LSB, respectively, with 1ps per LSB in a 9-bit range.

- **Motivation and Previous Solutions**
- **Integrator-Based Time-to-Digital Converter**
- **Circuits Design**
  - **Level Shifter**
  - **Gm-C Integrator**
  - **SAR-ADC**
- **Implementation and Measurement**
- **Conclusion**

# Motivation

4

- Pico second time resolution is challenging
- Delay-chain TDC does not serve for it



- Systems that demand pico second resolution
  - ToF imaging
  - Laser range finder
  - Digital PLL, etc.


# Previous Solutions

5

TOKYO TECH  
Pursuing Excellence

- Vernier TDC typically uses a DLL against PVT but consumes extra power
- Mismatch among stages still exists

$(t_{d1} - t_{d2})$  varies on each stage by PVT




# Previous Solutions

6

TOKYO TECH  
Pursuing Excellence


- Time amplifiers (TA) suffer nonlinearity and mismatch
- Too many calibrations are required

## Coarse - fine



[M.Lee, JSSC 08]

## Pipeline




[Y.H.Seo, VLSI 11]

# Previous Solutions

7


- Stochastic TDC suffers short range
- Delta-sigma TDC's input bandwidth is low

## Stochastic



[V.Kratyuk, TCAS-I 09]


## Delta-Sigma



[J.P.Hong, ISSCC 12]

# Integrator-Based TDC

- Integral is proportional to time
- No limitation of logic gate delay
- Few calibrations are required







# Integrator-Based TDC

9

- Solutions in old days...  $t = CV / I$
- Large capacitance and ADC pose resolution, density and power issues




# Integrator-Based TDC

10


TOKYO TECH  
Pursuing Excellence

- Proposal: use MoM capacitors and SAR-ADC

MoM: better density



SAR-ADC: low and dynamic power




# Integrator-Based TDC


11

TOKYO TECH  
Pursuing Excellence

- When capacitors become small → charge injection, charge sharing, and clock feed-through can be worse
- Solution: fully-differential Gm-C




- Small capacitor → more error from the switch



- Differential and no switch controlled integration

$$t = \frac{CV_o}{GmV_i}$$

- Level shifter interfaces digital and analog
- OTA enhances  $G_m$ 's output resistance





# Level Shifter

13

TOKYO TECH  
Pursuing Excellence

- Level shifting during rising of  $CK_1$  and  $CK_2$
- Larger amplitude ( $V_i$ )  $\rightarrow$  finer resolution but poorer linearity


No static current



$$V_i = \frac{C_1}{C_1 + C_2} V_{DD}$$

# Gm-C Integrator

- Source degeneration and neutralization capacitor




# SAR-ADC

15


TOKYO TECH  
Pursuing Excellence

- ENOB = 9.8-bit
- 1mW@10MHz, 0.15mm<sup>2</sup>

## SAR-ADC (12-bit topology)



## Dynamic comparator




# Implementation


16

TOKYO TECH  
Pursuing Excellence

- CMOS 90nm, 0.31mm<sup>2</sup>
- Area of SAR-ADC can be reduced to **1/8** if a 10-bit topology is designed



## Measurement setup






# Measurement

17

TOKYO TECH  
Pursuing Excellence

- 1ps LSB was obtained without calibrations
- Power can be reduced by improving the integrator

## DNL/INL



## Performance comparison

	TNS'07	VLSI'11	ESSCIRC'10	<b>This work</b>
Type	Vernier	Pipeline	Stochastic	Integrator
CMOS [nm]	130	130	65	90
Supply [V]	3.3	1.3	1.2	1.2
Resolution [ps]	37.5	0.63	3	1
Range [ps]	2000	1300	52	$\pm 256$
DNL [LSB]	0.2	0.5	1.4	-0.6/0.7
INL [LSB]	0.35	2	1.5	-1.1/2.3
Area [mm <sup>2</sup> ]	0.22	0.32	0.04	0.31
Frequency [MS/s]	0.1	65	40	10
Power [mW]	150	10.5	8	20.4

# Conclusion

18

TOKYO TECH  
Pursuing Excellence

- **Voltage domain is still more resolvable for high resolution TDC**
- **SAR-ADC is a promising solution to integrator-based TDC**
- **Few calibrations are required comparing with time-domain solutions**
- **Power and area will be improved**