

# Proposal of layout-driven 1/2.8 size DAC design methodology



Tokyo Institute of Technology\* & JST, CREST+

菅原 光俊\*<sup>+</sup>、盛 健次\*<sup>+</sup>、李 承鍾\*、宮原 正也\*、松澤 昭\*

M.Sugawara\*<sup>+</sup>, K.Mori\*<sup>+</sup>, S.J.Lee\*, M.Miyahara\*, A.Matsuzawa\*


Nov 19, 2013

# このDACの話をしてします




- Typical D-to-A converter (DAC) design flow is hierarchical; architecture → circuit → layout design.
- We propose a **layout-driven** architecture and circuit design.
- We have successfully designed a **sub-micron wide slice** including unit capacitor & unit switches.
- It earns **scalable** & smaller parasitic C,R,L, then significant higher speeds and lower powers.
- Our new silicon samples of 12bit 1Gbps DAC in a SAR ADC has demonstrated **only 1/2.8 area** of our previous design, and they have demonstrated **+20% higher speeds**.


# Previous DAC design methodology



G.G.E. Gielen, and R.A. Rutenbar, "Computer-Aided Design of Analog and Mixed-Signal Integrated Circuits", Proc of IEEE, Vol.88, No.12, Dec 2000, p.1825-1852



# Previous DAC design example




1. C1=20fF, C2=40fF, C3=80fF, C4=160fF, ...
2. S1 NMOS W/L=2um/Lmin, S2=x2, S3=x4, S4=x8, ...
3. S1 PMOS W/L=2um/Lmin, S2=x2, S3=x4, S4=x8, ...
4. Separate each capacitors or shield.
5. Separate between capacitors and digital block or shield.

Parametric cell generator

Parametric cell generator

Parametric cell generator




- Top down design methodologies
  - **Back-annotations** & spice simulations can only guarantee final analog performances.
  - Even though, layout designs have most constrains, less freedom.
  - Layout designers use parametric **cell generators** in layout tools. Cell size+ order (**1~10~ $\mu\text{m}$** ) designs.
  - **Layout designers never initiate** better architecture and circuit designs.

- **Layout driven** = Give layout 1<sup>st</sup> priority
  - Consider smallest size, better matching, higher speed, etc. **without cell border** at layout point of view
  - Common node T1 of capacitors instead of isolations and shields
  - Common source transistors w/o isolations
  - Use MOM capacitor (comb type)
  - Less wires
  - :


# Proposed method: sub-micron slice

- **sub-micron wide slice design**  
= capacitor & switch **in-line**
  - $<1\mu\text{m}$  pitch in deep sub-micron processes
  - No isolations, no shields except dummies on both sides
  - $\ll 1\mu\text{m}$  wire lengths make significant small stray C,R,L.  
 $<1\text{fF}$  swing is available.
  - Total capacitance is determined by  $kT/C$  noise.







# Proposed method: **binary** coded C-DAC



We can cut short bars due to same voltages



# Proposed method: scrambled binary



Cancel gradient of capacitances, such as metal thickness.

Better INL, DNL


$$C1=C1a$$

$$C2=C2a+C2b$$


$$C3=C3a+C3b+C3c+C3d$$

$$C4=C4a+C4b+C4c+C4d+C4e+C4f+C4g+C4h$$

Controlled by switch logic connections.




# Proposed method: thermometer coded



Equal valued capacitors.  
Monotonicity is guaranteed.

The code operates to add one by one.


- 0: all off
- 1: C1 on
- 2: C1,C2 on
- 3: C1,C2,C3 on
- :



# Proposed method: scrambled thermometer


12

TOKYO TECH  
Pursuing Excellence





to digital block

Monotonicity is guaranteed.  
Better INL



# Proposed method: **scaling** capacitor layout


- Scaling capacitor (2 unit capacitance value) can be located in same slice except metal wires.
- It makes better match to keep same regularity.



- Our silicon samples' experimental results
  - 12bit DAC in SAR ADC
  - DAC core size:  $0.0035\text{mm}^2 = 230\mu\text{m} \times 15\mu\text{m}$  (65nm)  
= **1/2.8** of our previous design\* (90nm)
  - Clock speed **1GHz. +20% higher** than previous design\*
  - Power consumption  $< 2\text{mW}$


\*Z.Xu, M.Miyahara, A.Matsuzawa, "A 1ps-resolution Integrator -based Time-to-Digital Converter Using a SAR-ADC in 90nm CMOS", NEWCAS 2013 IEEE 11th International, 16-19

## Layout




# Proposed method: logic layout in slice

- Digital logic is also in **sub-micron slice in-line**, in addition to above
  - D flip-flop (**DFF**) is located in-line by using 4 gates x 6 rows
  - <several  $\mu\text{m}$  metal wire length. Much smaller stray C,R,L than previous.  $\rightarrow$  Higher speed
  - Binary  $\rightarrow$  **thermometer coder** can also be designed same size as DFF
  - Any logic can be created into 4 gate per slice



# Proposed method: C+Sw+logic in slice

- Example of capacitor + switches + logic in slice.
- Half capacitor in a slice






# Proposed method: Scalable along processes

- Scalability along process nodes
  - Logic is scaled
  - MOS transistor switches are scaled
  - Metal width and gap of MOM capacitors are scaled
  - Metal wire width is scaled
  - Thermometer code arrows big capacitor mismatch ( $\sim 50\%$  error). Even smallest size capacitor can show enough performance

Hence, C-DAC by this method are scaled

# Proposed method: R-DAC layout

- Apply to R-2R + segment 9bit DAC
  - 2R resistor based
  - R + switches + DFF + thermometer coder



## Automated layout


“9ビットRDACの自動合成” 電子情報通信学会シリコンアナログRF研究会 2013年8月 盛他

# Proposed method: R-DAC schematic

- Apply to R-2R + segment 9bit DAC
  - 2R resistor based
  - R + switches + DFF + thermometer coder

Total 3 pieces for R-2R

Total 63 pieces for thermometer code.  
Actual positions can be scrambled.



“9ビットRDACの自動合成” 電子情報通信学会シリコンアナログRF研究会 2013年8月 盛他

- We proposed **layout driven** architecture and circuit design
  - Give layout 1<sup>st</sup> priority
  - **Proposed sub-micron wide slice design**
  - Quite small size (e.i. 1/2.8)
  - Known, quite small stray C,R,L
    - higher speed, lower power, etc.
    - <1fF switching is available.
  - **Process scalable analog design**