A 0.7V-to-1.0V 10.1 dBm-to-13.2 dBm 60-GHz Power Amplifier Using Digitally-Assisted LDO Considering HCI Issues

東京工業大学理工学研究科, 〇ウルイ,津久井裕基,南亮,岡田健一,松澤昭

Tokyo Institute of Technology, ORui Wu, Yuuki Tsukui, Ryo Minami, Kenichi Okada, and Akira Matsuzawa

wu@ssc.pe.titech.ac.jp

A 60-GHz power amplifier (PA) with consideration of hot-carrier-induced (HCI) degradation is presented [1]. The supply voltage of the last stage of the PA (VPA) is dynamically controlled by an on-chip digitally-assisted low drop-out voltage regulator (LDO) to alleviate HCI effects. The PA is fabricated in a standard 65-nm CMOS process with a core area of 0.21mm², which provides a saturation power of 10.1 dBm to 13.2 dBm with a peak power-added efficiency (PAE) of 8.1% to 15.0% for VPA varying from 0.7 V to 1.0 V at 60 GHz, respectively.

 Rui Wu, Yuuki Tsukui, Ryo Minami, Kenichi Okada, and Akira Matsuzawa, "A 0.7V-to-1.0V 10.1 dBm-to-13.2 dBm 60-GHz Power Amplifier Using Digitally-Assisted LDO Considering HCI Issues," A-SSCC, Nov. 2012.

