

Akira Matsuzawa

Tokyo Institute of Technology

2011.06.18



Outline

- Overview of ADCs
- OpAmp based ADC design
- Comparator based ADC design : SAR ADCs
- Flash and sub-ranging ADCs
- Summary

Performance and architectures of ADCs 3



2011.06.18

Strategy of energy efficient ADC design

Reducing static power

Resistor DAC \rightarrow Capacitor DAC

OpAmp based \rightarrow **Dynamic comparator based**

4

Reducing capacitance

 $\begin{array}{ll} E_d \approx CV_{DD}^2 & \text{ \# of CMP } & \text{Flash} \rightarrow \text{Sub-range} \rightarrow \text{SAR} \\ \\ \Delta V_T \propto \frac{1}{\sqrt{C_G}} & \text{TR size } & \text{Large TR} \rightarrow \text{Small TR with compensation} \\ \\ \overline{V_n} \propto \frac{1}{\sqrt{C}} & \text{Noise } & \text{Use complementally ckt.} \\ \\ \hline \text{Clock } & \text{Use self clocking} \end{array}$

Reducing voltage

Effective to digital gates

Use forward or adaptive body biasing

SNR vs. signal bandwidth

SNR of ADCs is inversely proportional to signal bandwidth, f_b . → Higher bandwidth results in lower SNR and effective resolution.



Fundamental power of sampling circuit 6

 $P_{\rm s} = 24 {\rm k} T f_{\rm s} 2^{2N}$ Fundamental power of sampling is often used. However this neglects power for comparison.

Quantization voltage

$$V_{qn}=rac{V_{FS}}{2^N}$$



$$P_{qn} = \frac{V_{qn}^2}{12} = \frac{V_{FS}^2}{12 \cdot 2^{2N}}$$

balance $V_n^2 = P_{qn}$
ance $C = 12kT \frac{2^{2N}}{V_{FS}^2}$

P_d of sampling circuit

$$P_d = 2f_s CV_{FS}^2 = 24 \text{k}Tf_s 2^{2N}$$

Energy consumption of ADC

Consumed energy of ADC is mainly determined by the resolution. Energy of ADC is reaching 100x of the fundamental sampling energy, and 10x of the fundamental ADC energy consumption.

7



A. Matsuzawa, Titech

OpAmp based ADC design

Mega-technology trend of ADCs

Major conversion scheme is now changing from pipeline to SAR.



An OpAmp realizes an accurate voltage amplification.



Low voltage OpAmp: Headroom and Pd 11

A two stage cascade OpAmp can realize low voltage operation. However, the output voltage swing become lower at low voltage operation.



Required performances

Required gain and bandwidth of OpAmp and capacitance are determined by the resolution and conversion frequency.

C₀ and P_d at low voltage operation

Capacitance should be larger at low voltage operation to keep sufficient SNR. This results in rapid increase of power dissipation.

Low voltage doesn't make sense for pipeline ADC.

$$\begin{split} V_{s_{-}pp} &= 2 \Big(V_{DD} - 2V_{eff} \Big) \qquad SNR \propto \frac{C_0 V_{s_{-}pp}^2}{kT} \approx \frac{2C_0 \big(V_{DD} - 2V_{eff} \big)^2}{kT} \qquad C_0 \propto \frac{kT \cdot SNR}{\big(V_{DD} - 2V_{eff} \big)^2} \\ f_c \propto GBW \propto \frac{g_m}{C_0} \approx \frac{2I_D}{C_0 V_{eff}} \qquad P_d = I_D V_{DD} \propto C_0 f_c V_{eff} V_{DD} \propto \frac{f_c \cdot T \cdot SNR V_{eff} V_{DD}}{\big(V_{DD} - 2V_{eff} \big)^2} \end{split}$$

12bit, 100MHz ADC



A. Matsuzawa, Titech

FoM: Figure of Merit of ADC

FoM stands for consumed energy normalized by the effective steps. Low voltage operation for OpAmp based ADC increases FoM.

$$FoM(J) = \frac{P_d}{f_c \times 2^{ENOB}} = \frac{P_d \times 2^{\Delta ENOB}}{f_c \times 2^N} P_d = 30\pi N f_c \left(2 + \frac{n\gamma}{\beta}\right) kT \left(\frac{2^{2N}}{2^{2\Delta ENOB} - 1}\right) V_{eff} \frac{V_{DD}}{(V_{DD} - 2V_{eff})^2}$$

$$FoM = 30\pi \left(2 + \frac{n\gamma}{\beta}\right) kT \left(\frac{2^{\Delta ENOB}}{2^{2\Delta ENOB} - 1}\right) V_{eff} \frac{V_{DD}}{(V_{DD} - 2V_{eff})^2} \qquad \Delta ENOB : Degradation from ideal$$

$$I = 10^{-11} \int_{1 \times 10^{-11}}^{1 \times 10^{-11}} \int_{0.6}^{1 \times 10^{-11}} \int_{0.6}^{1 \times 10^{-11}} \int_{0.8}^{0.8} \int_{1 \times 10^{-11}}^{1 \times 10^{-11}} \int_{0.6}^{1 \times 10^{-11}} \int_{0.8}^{1 \times 10^{-11}} \int_{$$

Comparator based ADC design : SAR ADC

Basic idea for low energy analog design 16

Conventional analog circuits consume larger energy.

Dynamic circuits doesn't consume larger energy.

CMOS: Consumed energy is independent of delay time.



SAR ADC

SAR can be designed to consume no static power.

SAR can realize larger signal swing compared with pipeline ADC.



Performance overview of SAR ADCs

FoM has lowered rapidly due to the progress of SAR ADC.

1/200 during three years.



Issue of comparator for SAR ADCs

A comparator has noise and this results in conversion error.



A. Matsuzawa, Titech

Dynamic comparator

A dynamic comparator is widely used to reduce static power.

The difference in input voltages causes a difference in discharging speed.



Setup-Hold Time," ISSCC Dig. of Tech. Papers, pp.314-315, Feb., 2007.

Deriving noise equation



A. Matsuzawa," IEEE 8th International Conference on ASIC(ASICON), pp. 218-221, Oct. 2009.

Match with noise simulation

The derived equation has a good match with simulation.

$$\delta V_{in}^2 = \frac{4kTV_{eff}^2}{a^2 C_L V_{dd}^2} \left(a\gamma \frac{V_{dd}}{V_{eff}} + 1\right)$$



A. Matsuzawa, Titech

Node capacitances should be increased to realize higher ADC resolution. This results in increase of consumed energy of the dynamic comparator.

E_c determines the minimum FoM Flash ADC: SAR ADC:

E cannot be neglected for higher resolution ADC



Noise improvement of dynamic comp. 24

Noise of comparator can be reduced by complementary ckt. and an optimization of the node capacitance.



\mathbf{P}_{d} estimation of SAR ADC

Divide SAR ADC into three different circuits.



Quantization
voltage
$$\overline{V_q^2} = \frac{1}{3} \left(\frac{V_{DD}}{2^N} \right)^2$$
Permitted
thermal
noise $V_{n_th}^2 = \left(2^{2\Delta ENOB} - 1 \right) \overline{V_q^2}$ Therma
Noise of the second seco

Thermal
Noise of COMP.
$$V_{n_{-}th}^{2} = \frac{4kT}{C_{L}} \left(\gamma \frac{V_{DD}}{V_{eff}} + 1 \right) \left(\frac{V_{eff}}{V_{DD}} \right)$$

 $\lambda = \left(-\frac{1}{2} \right) \left(\frac{1}{2} \right)^2$

$$\begin{array}{ll} \text{Sampling} \\ \text{capacitor} \end{array} \quad C_s = \frac{4kT}{V_{n_th}^2} \qquad \begin{array}{ll} \text{Load} \\ \text{Capacitor} \\ \text{Of COMP.} \end{array} \quad C_L = \frac{4kT}{V_{n_th}^2} \left(\gamma \frac{V_{DD}}{V_{eff}} + 1\right) \left(\frac{V_{eff}}{V_{DD}}\right)^2 \end{array}$$

 P_d of S/H $p_{ds} = 2f_c C_s V_{DD}^2$ $P_{d} \text{ of COMP.} \quad p_{dc} = 2(N+2)f_{c}C_{L}V_{DD}^{2} \quad FoM = \frac{(P_{ds} + P_{dc} + P_{dg}) \cdot 2^{\Delta ENOB}}{f \times 2^{N}}$

 $\mathbf{P}_{\mathsf{d}} \text{ of Gate } p_{dg} = 2N f_c C_q V_{DD}^2$

C, P_d , and FoM vs. V_{DD}

Sampling capacitance C_s and load capacitance C_L increase with reducing V_{DD}, since the quantization voltage decreases with reducing V_{DD}.

 P_d of S/H is constant for V_{DD} , however P_d of comparator increases with reducing V_{DD} . P_d of logic gate decreases rapidly with reducing V_{DD} .



FoM vs. V_{DD}

FoM can be lowered by reducing V_{DD} , if P_d of logic gate is dominant.

Thus the voltage lowering is effective to reduce P_d for low resolution ADC, However, it is still difficult to reduce P_d by reducing V_{DD} for high resolution ADC, even if SAR ADC architecture is used.



A. Matsuzawa, Titech

Example: An ultra-low power CDC

We have developed an ultra-low power Capacitance to Digital Converter.

- 1. 10b SAR like architecture
- 2. Self-clocking
- 3. Single to differential

3nA @ 30 times/sec

Tuan Minh Vo,Yasuhide Kuramochi, Masaya Miyahara,Takashi Kurashina, and Akira Matsuzawa "A 10-bit, 290 fJ/conv. Steps, 0.13mm22, Zero-Static Power, Self-Timed Capacitance to Digital Converter." SSDM 2009, OC⁻





Self clocking technique

Self-clocking scheme is very useful

- 1) Reducing power consumption (Clock circuits, routing clock,)
- 2) Just an enable command signal is required. No need of clock. Suitable for micro controller.

Comparison is ended if the output voltages are not same.



Flash and sub-ranging ADCs

Flash ADC

32

 $N \leq 6$

- Expecting highest speed
- Comparator determines the ADC performance

Offset mismatch mainly determines the effective resolution. Thermal noise can be neglected because of low resolution.



FoM of Flash ADC

FoM of flash ADC is determined by energy consumption of unit comparator and the degradation of effective bit.

Reduction of consumed energy and increase of ENOB are very important.

$$FoM = \frac{P_d}{f_s \times 2^{ENOB}} \approx \frac{E_c \cdot f_s \cdot 2^N}{f_s \times 2^{N - \Delta ENOB}} = E_c \cdot 2^{\Delta ENOB}$$

$$E_c^{}=CV_{DD}^2$$
 E_c: Energy/Comparator

$$\Delta ENOB = \frac{1}{2} \log_2 \left[1 + 12 \left\{ \left(\frac{V_{\text{off}}(\sigma)}{V_{\text{q}}} \right)^2 + \left(\frac{V_{\text{n}}(\sigma)}{V_{\text{q}}} \right)^2 \right\} \right]$$

Offset mismatch

2011.06.18

Performance of flash ADC

FoM is degraded by the offset mismatch voltage of the comparator. Offset mismatch voltage should be reduced at low voltage operation.



Serious tradeoff between mismatch of transistor and gate area.

Larger transistor is required to reduce mismatch voltage and results in increase of gate area and consumed energy.



Example

6bit ADC: $V_{off} < 3mV$ $E_C < 50 fJ \rightarrow 0.1 um^2 \rightarrow V_{off} = 20mV$ Needs mismatch compensation $20mV \rightarrow 3mV$

$$V_{offset}(\sigma) \propto \frac{1}{\sqrt{LW}}$$

$$E_c \propto C_c \propto LW$$

$$E_{c} \propto rac{1}{V_{offset}^{2}(\sigma)}$$

2011.06.18

A. Matsuzawa, Titech

FoM vs. Area

Occupied area should be reduced to lower the FoM. We must pay much attention to the occupied area.



A. Matsuzawa, Titech

Digital calibration methods for mismatch 37



Y. Asada, K. Yoshihara, T. Urano, M. Miyahara and A. Matsuzawa, "A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC" A-SSCC, pp. 141-144, Nov. 2009.

The mismatch voltage can be reduced from 14mV to 1.7mV.



Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008.

Area comparison

Penalty area for digital compensation will be reduced with technology scaling.



Issue of resistor DAC to generate V_{RFF} 40

Resistor DAC consumes static power and has a serious tradeoff between Pd and speed.



2011.06.18

Advantage of capacitor DAC to generate $V_{REF^{1}}$

Capacitor DAC doesn't consume static power and has no trade off between Pd and speed.



Settling time and power

CDAC realizes faster settling time to RDAC with low power consumption.



6bit sub-ranging ADC using CDAC

6 bit ADC has been realized in a 90 nm 10M1P CMOS technology with a chip area of 0.13mm²



Y. Asada, K. Yoshihara, T. Urano, M. Miyahara and A. Matsuzawa,

"A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC" A-SSCC, pp. 141-144, Nov. 2009.

Performance comparison

Attain lowest FoM at that time

	[1]	[2]	[3]	[4]	[6]	This Work
Resolution(bit)	6	6	6	6	6	6
fs(GS/s)	0.8	1.2	0.7	1.25	1	0.7
SNDR(DC/Nyq.)	35/32	34/33	31/30	34/28	35/33	35/34
Pd (mW)	12	75	24	32	30	7
Active area(mm	0.13	0.43	0.052	0.09	0.18	0.13
VDD(V)	1.2	1.2	1.2	1.2	1.2/1.0	1.2
FoM(pJ)	0.44	2.17	1.31	1.22	0.8	0.25
CMOS Tech.(nr	65	130	130	130	90	90
Architecture	Flash	Flash	Pipeline	2b-SAR	Subrange	Subrange

[1] C-Y. Chen, VLSI Circuits 2008.

[2] B-W. Chen, A-SSCC 2008.

[3] F. C. Hsieh, A-SSCC 2008.

[4] Z. Cao, ISSCC 2008.

[6] Y. C. Lien, A-SSCC 2008.

Voltage lowering: FoM vs. V_{DD}

FoM can be reduced drastically by reducing supply voltage V_{DD} . ENOB is degraded by the reduction of V_{DD} , however little affects the FoM. Energy reduction by reducing V_{DD} is dominant.



FoM delay (FD) product

The FD product suggests the balance between the number of interleaving and decrease of energy consumption.

Delay is increased and the operating speed is lowered by reducing V_{DD}

We should investigate the optimum V_{DD} by FD product.



A. Matsuzawa, Titech

Forward body biasing

Forward body biasing can decrease the delay time (1/2) and can be used easily at 0.5 V operation.



ADC Structure

5bit 0.5V 600MSps Flash ADC is designed and fabricated in 90nm CMOS.

S/H circuits use gate boosted switches.



Block diagram of ADC

Chip microphotograph

M. Miyahara , J. Lin, K. Yoshihara, and A. Matsuzawa, "A 0.5 V, 1.2mW, 160fJ, 600 MS/s 5 bit Flash ADC" A-SSCC, pp. 177-180, Nov. 2010.

Performance Summary

A high speed and low FoM 0.5V flash ADC has been realized.

Reference #	[7]	[8]	[9]	[10]	This work
Resolution (bit)	5	5	5	5	5
fs (GS/s)	0.5	1.75	1.75	0.06	0.6
SNDR (dB)	26	30	30	26	27
Pd (mW)	5.9	2.2	7.6	1.3	1.2
Active area (mm ²)	0.87	0.017	0.03	-	0.083
Vdd (V)	1.2	1	1	0.6	0.5
FoM(fJ)	750	50	150	1060	,160
CMOS Tech. (nm)	65	90	90	90	/ 90
Architecture	SAR	Fold+Flash	Flash	Flash	/ Flash

[7] B. P. Ginsburg, J. Solid-State Circuits 2007.

[8] B. Verbruggen, ISSCC 2008.

[9] B. Verbruggen, VLSI Circuits 2008.

[10] J. E. Proesel, CICC 2008.

FoM_{Fmax} = 160fJ @ 600MSps FoM_{Best} = 110 fJ @ 360MSps

Summary of energy efficient ADC design 50

Reducing static power

Resistor DAC \rightarrow Capacitor DAC

OpAmp based \rightarrow Comparator based

Reducing capacitance

 $\begin{array}{ll} E_d \approx CV_{DD}^2 & \text{ \# of CMP } & \text{Flash} \rightarrow \text{Sub-range} \rightarrow \text{SAR} \\ \\ \Delta V_T \propto \frac{1}{\sqrt{C_G}} & \text{TR size } & \text{Large TR} \rightarrow \text{Small TR with compensation} \\ \hline V_n \propto \frac{1}{\sqrt{C}} & \text{Noise } & \text{Use complementally ckt.} \\ \hline \text{Clock } & \text{Use self clocking} \end{array}$

Reducing voltage

Effective to digital gates and low resolution ADC

Use forward or adaptive body biasing