

A 15.5 dB, Wide Signal Swing, Dynamic Amplifier Using a Common-Mode Voltage Detection Technique

James Lin, Masaya Miyahara and Akira Matsuzawa

Tokyo Institute of Technology, Japan



Outline

- Motivation
- Background
- Design Concept
- Circuit Implementation
- Conclusion

Roadmap

- ITRS's roadmap for future supply voltage [1]
- What are some foreseeable difficulties? [2]



Conventional Amplifier

 Amplifier design becomes increasingly difficult with supply voltage lowering



Conventional Signal Swing and Linearity

Stacked architecture limits signal swing



Motivation

- Ultra low voltage operation (0.5 V)
 - Minimally stacked architecture
- Scalable power dissipation with speed
 - Dynamic operation for mixed-signal applications
- Dynamic amplifier → A minimally stacked amplifier with variable power consumption is proposed

Conventional Applications

- Conventional applications:
 - Pre-amplifiers for dynamic comparators [4]
 - Receiver amplifiers for DRAM circuits [5]



Proposed Waveform

If discharging can be terminated
→ A single stage amplifier can be realized



Proposed Architecture

 A common-mode voltage detector with sampling switches realize dynamic amplification



Signal Swing and Linearity

 Minimally stacked architecture gives extra margin for signal swing



Gain

$$G_{\rm diff} = \frac{2(V_{\rm DD} - V_{\rm oc})}{V_{\rm eff}}$$

Gdiff:differential gainVDD:supply voltage

V_{eff}:

- V_DD:supply voltageV_oc:common-mode
 - common-mode (CM) output voltage
 - effective gate voltage, which is gate-source voltage minus threshold voltage

$$V_{\rm DD}$$
 = 1.2 V
 $V_{\rm eff}$ = $V_{\rm DD}/2$ - $V_{\rm thn}$



11

Signal Swing and Linearity

Wider signal swing, especially in low voltage operation



Speed

Key applications: Mixed-signal circuits



Power Dissipation

 Scalable power dissipation due to dynamic operation



Power Dissipation, cont'd



 A dynamic amplifier can save energy

$$\boldsymbol{P}_{\rm CMD} = \boldsymbol{f}_{\rm S} \boldsymbol{C}_{\rm L2} \boldsymbol{V}_{\rm DD}^{2}$$

P_{Amp} =

$$2(C_{L}+C_{P1})f_{S}\Delta V\left(V_{DD}-\frac{\Delta V}{2}\right)$$

- **C**_{P1}: parasitic capacitance
- C_{L2}: common-mode detector's load capacitance

$$\Delta V: V_{\rm DD} - V_{\rm oc}$$

Effects of Delay

 Delay causes a gain error and a CM output voltage shiftc



Circuit Implementation

 Parasitic capacitance causes a commonvoltage error





common-mode detector's sampling capacitor parasitic capacitance at node X

Sampling Capacitor Mismatch

Capacitor mismatch causes a gain error



Mismatch Calibration





Gain Control



Conclusion

- A dynamic amplifier realizes
 - 0.5 V ultra low voltage operation
 - Wider signal swing
 - Variable power dissipation for clock scalable circuits



Future Work

- Low-voltage ADC using dynamic amplifiers
- Other RF applications such as sampling mixers

References

 [1] International Technology Roadmap for Semiconductors, "2010 update – RF and analog mixed-signal CMOS technology requirements," Dec. 2009.

- [2] A. Matsuzawa, "An ultra low power analog and ADC design," ISSCC Forum, Feb. 2011.
- [3] B. Razavi, "Design of analog CMOS integrated circuits," McGraw-Hill, 2001.
- [4] B. Razavi, "Principle of data conversion system design," IEEE Press, 1994.

[5] H. Fujisawa, T. Takahashi, M. Nakamura, and K. Kajigaya, "A dual phase-controlled dynamic latched (DDL) amplifier for high-speed and low-power DRAMs," Proc. 26th Eur. Solid-State Circuits Conf., pp. 184-187, Sept. 2000.

Thank you for your interest!

James Lin, james@ssc.pe.titech.ac.jp