

# An Analysis of Cascode Structure for 60GHz Amplifier Design in 65nm CMOS

**Qinghong Bu, Ning Li, Kenichi Okada,  
and Akira Matsuzawa**

**Tokyo Institute of Technology**

# Motivation


1

## ◆ IEEE 802.15.3c specification

- 9 GHz unlicensed bandwidth
- 2.16GHz/ch
- Several Gbps data transfer
  - ◆ QPSK 3.5Gbps
  - ◆ 16QAM 7Gbps

## ◆ Amplifier in 60GHz transceiver

- LNA
- PA
- IF buffer amplifier
- Variable amplifier



## ◆ Gain

- The basic characteristic of an amplifier.
- MAG is inversely proportional to the logarithm of the operating frequency.

## ◆ Stability

- Always important for amplifiers
- Large parasitic components

## ◆ Power consumption



- Low power consumption is critical considering the battery life

# Cascode structure at mmW frequency 3

- ◆ At lower frequencies, get a high gain.
- ◆ At mmW frequencies, a reduction of the reverse isolation  $S_{12}$ .
  - ✓ Increase MSG
  - ✓ Large K
  - × Larger parasitic capacitance in the inter-stage node



# Cascode structure with inductance (2) 5




◆ A double zero and a double pole are added when using L

➤ The pole frequency is much lower than the zero frequency.

# Cascode structure with inductance (2) 6


◆ The trade-off between  $G_{\max}$  and stability factor




Inductance has to be optimized reasonably

# Measurement results

- ◆ The cascode structure with 60 $\mu\text{m}$  and 100  $\mu\text{m}$  TLs in 65nm CMOS (about 0.3pH per  $\mu\text{m}$ ).
  - CS  $W_f=20 \times 2 \mu\text{m}$  (  $N_f=20$  )
  - CG  $W_f=20 \times 2 \mu\text{m}$  (  $N_f=20$  )



MaxGain



Stability factor




# 1-stage amplifier using cascode structure


8

TOKYO TECH  
Pursuing Excellence


- ◆ The measurement S-parameter is used
- ◆ TL are utilized for impedance matching
- ◆ Decoupling MIM transmission line is used for AC ground



# Simulation results of the 1-stage amplifier



Frequency (1 GHz to 110 GHz)



## Cascode structure size:

- CS  $W_f=20 \times 2 \mu\text{m}$  (  $N_f=20$  )
- CG  $W_f=20 \times 2 \mu\text{m}$  (  $N_f=20$  )
- TL  $100 \mu\text{m}$

## Power Consumption:

**7.2 mW**

- ◆ Cascode structure is attractive for the good reverse isolation  $S_{12}$  at 60GHz amplifiers
- ◆ Gain robust technique is utilized to increase gain, while decreases the stability. Inductance has to be optimized reasonably.
- ◆ A 20-finger CS and 20-finger CG transistors with 100  $\mu\text{m}$  TL cascode structure achieves 12 dB MSG and unconditional stability.
- ◆ 1-stage amplifier is simulated utilizing the cascode TEG measurement results, 7.6 dB gain and 7.2 mW power consumption are obtained.

# Thank you

# Q&A