

A Wide-Tunable LC-Based Voltage-Controlled Oscillator Using a Divide-by-N Injection-Locked Frequency Divider

Shoichi HARA^{†a)}, Student Member, Kenichi OKADA^{†b)}, and Akira MATSUZAWA^{†c)}, Members

SUMMARY This paper proposes a novel wideband voltage-controlled oscillator (VCO) for multi-band transceivers. The proposed oscillator has a core VCO and a tuning-range extension circuit, which consists of an injection-locked frequency divider (ILFD) and flip flop dividers. The two-stage differential ILFD generates quadrature outputs and realizes two, three, four, and six of divide ratio with very wide output frequency range. The proposed circuit is implemented by using a 90 nm CMOS process, and the chip area is $250 \times 200 \mu\text{m}^2$. The measured result achieves continuous frequency tuning range of 9.3 MHz-to-5.7 GHz (199%) with -210 dBc/Hz of figure-of-merit (FoM_T).

key words: CMOS, VCO, divider, inductor

1. Introduction

Recently, Si CMOS technology has provided high-density integration, high frequency performance and low cost, and the technology also realizes CMOS RF wireless circuits even if more than 60 GHz transceivers. On the other hand, multi-band wireless circuits are required due to commercial demands. Recent wireless mobile terminals have to provide considerably-many wireless communications, e.g., cellular phone including GSM/UMTS/LTE/WiMAX, short-range data communication like WLAN a/b/g/n, Bluetooth, UWB, broadcasting services like GPS, DTV, etc. The frequency range utilized such the consumer wireless applications is very wide and spreading from 400 MHz to 10 GHz.

For mobile terminals, smaller size and lower power consumption are required. However, the present multi-standard RF front-end consists of several LNAs, VCOs, Mixers, and PAs for each frequency band. A multi-standard RF front-end implemented in a single chip is required for such smaller size, lower power, and more flexible wireless communication terminals. The software defined radio (SDR) has been studied [1], and the multi-standard RF front-end is also needed to realize the SDR with feasible power consumption. Several multi-standard RF front-ends have been proposed. As one of the multi-standard RF front-end, a reconfigurable RF circuit architecture have been proposed [2], which aims to realize dynamic reconfiguration for multi functions and self compensation of PVT with variable bias tuning and switches. Such the digital-assisted architec-

tures are suitable for fragile CMOS circuits. The digital radio processor (DRP) for Bluetooth and GSM/EDGE [3] and the software-defined radio receiver [1] have been reported, which are promising as a multi-band down-converter. All of these RF front-ends require a wideband-tunable VCO, which is an indispensable component for the multi-band radio. This paper proposes such the wideband VCO as 9 MHz to 6 GHz. Lower frequency than 400 MHz is also important for clock generation as well as wireless applications.

To obtain wide frequency tuning range, varactor and switched-capacitor array are commonly utilized for CMOS VCOs [4], [5]. However, the varactor has smaller capacitance ratio, and the ratio of the maximum-to-minimum capacitance of a typical varactor in CMOS technology is around 4-6 [6]. It limits the frequency tuning range to a ratio of approximately 2-2.5. The switched-capacitor array also has limitation of quality factor. Too large switch causes larger parasitic capacitance even though it contributes to reduce on-resistance.

Switch-less dual-band transformer-based VCOs that covers a wide frequency range have been reported in [7], [8]. Another architecture that uses a similar mode switching concept, as shown in [9], reuses the internal turn of a single inductor to generate the second oscillation mode in a switch-less resonator. VCO using a variable MEMS inductor achieves wide-tuning range with superior phase noise characteristics [10]. However, it has still been difficult for these pure CMOS VCOs to obtain wide-tuning range with adequate phase noise.

Recently, several wideband VCOs have been reported for multi-standard transceivers. VCOs in [1], [11] uses LC-VCO and frequency dividers as shown in Fig. 1(a). The frequency divider can generate lower divided frequency range. If the VCO has $\pm 33\%$ of frequency tuning range, correspond to e.g., 1-to-2 GHz, the frequency divider can extend continuous frequency range such as 0.5-to-1 GHz. However, the tuning range of $\pm 33\%$ is very wide, and it causes the phase noise degradation. Actually, the frequency tuning of the VCO in [1] is not continuous even though it uses 2 LC-VCOs. The frequency synthesizer in [11] realizes continuous tuning. However, it uses 2 LC-VCOs and layout area is large.

Frequency-tuning-range extension techniques using mixers have been reported as shown in Fig. 1(b) [8], [12]–[16]. The mixer contributes to reduce a frequency tuning range required for LC-VCOs to $\pm 20\%$.

The wideband VCO proposed in [12] uses a tuning-

Manuscript received October 15, 2009.

Manuscript revised January 18, 2010.

[†]The authors are with the Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, 152-8552 Japan.

a) E-mail: hara@ssc.pe.titech.ac.jp

b) E-mail: okada@ssc.pe.titech.ac.jp

c) E-mail: matsu@ssc.pe.titech.ac.jp

DOI: 10.1587/transele.E93.C.763




Fig. 1 The conventional wideband VCO architectures.

range extension technique using a differential VCO, a mixer, and dividers, which realizes very wide frequency range with good FoM_T . However, the VCO does not generate I/Q signals, and it has some spurious tones generated by the mixer. The VCO in [8] uses the transformer to obtain the wider tuning range, and it also uses the mixers to generate the divided frequencies. The mixer contributes to reduce the required frequency tuning range of the VCO. On the other hand, it also generates spurious tones. The spurious tone is a critical problem, especially for multiband transceivers. In addition, the continuous tuning is also not confirmed in the measurement.

This paper proposes a wideband LC-based VCO utilizing a novel frequency extension architecture, which realizes wider tuning range with lower power, smaller layout area, and lower phase noise. The proposed VCO consists of a differential LC-VCO and an injection-locked frequency divider (ILFD). The 2-stage differential ILFD can generate quadrature outputs without spurious tones, and divide ratio of the ILFD can be switched to 2, 3, 4, and 6 by the direct-injection topology. Thus, the proposed LC-based VCO achieves 9 MHz-to-6 GHz of continuous tuning range with the following FF frequency dividers [17].

2. Wideband VCO Architecture

Figure 2 shows the proposed VCO architecture, which consists of a differential LC-VCO, an injection-locked frequency divider (ILFD), and seven flip flop frequency dividers. The proposed architecture aims to achieve wider tuning-range with lower power consumption and lower phase noise, so a differential VCO and a novel compact frequency-extension circuit are employed. The conventional frequency extension technique using SSBM requires at least one QVCO. The phase noise of differential VCOs is usually better than that of QVCOs, and the frequency tuning range of differential VCOs is wider. Thus, the proposed architecture utilizes a differential VCO oscillating at 2 times higher frequency, and, in addition, layout area and power consumption can be saved.




Fig. 2 The proposed VCO architecture.




Fig. 3 The frequency plan of the proposed architecture.

Figure 3 shows frequency plan of the proposed architecture, and $1/2 f_0$, $1/3 f_0$, $1/4 f_0$, and $1/6 f_0$ are generated by the injection-locked frequency divider. The incident frequency f_0 is generated by the core VCO, and it should have more than 40% of frequency tuning range. For example, if the LC-VCO has 8-to-12 GHz of frequency tuning range, the ILFD can generate 1.33-to-2 GHz, 2-to-3 GHz, 2.67-to-4 GHz, and 4-to-6 GHz with divide-by-6, -by-4, -by-3, and -by-2, respectively. Lower frequency range than the above can be generated by the flip-flop dividers as shown in Fig. 2. The divider consists of a static flip-flop provided as a standard logic cell. In this work, a divide-by- N ILFD is utilized instead of mixers, so wider output frequency range and spurious-less output can be obtained.

The proposed architecture has the following advantages: 1) only 40% of frequency tuning range is required for the core VCO, 2) higher frequency oscillation contributes to obtain higher-Q inductor, and 3) to reduce layout area of on-chip inductor. The ILFD utilized in the proposed VCO has multiple divide ratios, so only 40% of frequency tuning range is required to realize continuous frequency chain of the divided signals. In this case, 40% of frequency tuning range means that the upper-limit frequency is 1.5 times higher than the lower-limit, e.g., 8-to-12 GHz. Moreover, on-chip inductors tend to have higher Q around 10 GHz [18], and it also contributes to reduce the layout area.

2.1 Differential LC-VCO

A NMOS-cross-coupled LC-VCO is employed for the core VCO, which has feedback path to improve the phase noise. Figure 4 shows the schematic of the core VCO, and a switched capacitor array is utilized for coarse tuning to obtain more than 40% of frequency tuning range. V_{ctrl} is a control voltage from the charge pump in PLL, and V_{var} provides a DC bias voltage to varactors. Gate nodes of cross-coupled




Fig. 4 The core VCO schematic used in the proposed wideband VCO.




Fig. 5 Tail current control considering *Impulse Sensitivity Function*.

transistors are connected through capacitors C_c , and a gate bias voltage V_{bc} is supplied through large resistance. The bias voltage V_{bc} should be low from the view point of Impulse Sensitivity Function (ISF) [19].

A class-C VCO is proposed to improve the phase noise characteristics [20], which achieves very low phase noise with -196 dBc/Hz of FoM. Gate bias voltage of cross-coupled transistors is lower than threshold voltage for the class-C operation. It is, however, a little difficult to apply this technique to the wideband VCO because the class-C VCO needs larger-size cross-coupled transistors to obtain sufficient current with lower gate bias. The proposed VCO needs a higher-frequency and wider-tuning operation, so the VCO used in this paper has near class-C operation with above-threshold gate bias.

Instead of a deep-biased class-C operation, a




Fig. 6 Phase noise comparison with or without the feedback.




Fig. 7 Phase noise versus tail current.

switching-bias technique is employed [21], and $1/f$ noise can be reduced by swinging bias current. The technique has been utilized for ring oscillators, and it can also be applied to LC-VCOs. The switching of tail transistors forces releasing trapped electron, which contributes to reduce $1/f$ noise. The switching is realized by the tail feedback as shown in Fig. 4. The output signals are connected to the tail-transistor gates through the feedback capacitors C_t , and V_{bt} supplies a bias voltage. The tail current is the sum of two tail transistors, and the current has $2f_0$ frequency as shown in Fig. 5. Figure 5 also shows the relationship between oscillation signal, ISF, and tail current. The modulation of tail current is effective from the view point of ISF, because the tail current flows at the timing which has smaller ISF values. Thus, the proposed VCO can reduce the channel noise as well as the $1/f$ noise.

Figure 6 shows a phase-noise comparison between the tail-feedback and non-tail-feedback VCOs, which are realized with or without the feedback capacitors C_t . In this simulation, channel width of tail transistors are 3 times larger




Fig. 8 ILFD schematic used in the proposed wideband VCO.

than that of the non-feedback one. It is simulated by using CMOS 90-nm design parameters. In this comparison, the tail-feedback VCO has the feedback capacitor C_f as shown in Fig. 4, and channel width of tail transistors are 3 times larger than that of the nonfeedback one. Figure 7 also shows the comparison as a function of tail current. The phase noise in Fig. 7 is at 1 MHz-offset. In this case, the tail-feedback VCO has 3.5 dB better phase noise at each bottom value, and FoM is 4.6 dB better.

2.2 Injection-Locked Frequency Divider

Figure 8 shows the schematic of the ILFD. A 2-stage ring-type differential frequency divider is employed to obtain I/Q outputs. The direct-injection technique is utilized for divide-by- N operation. The core VCO output is injected from V_{out+} , and V_{bi} is used to adjust the bias level of the injection signal. While programmable dividers using current-mode-logic FFs have large power consumption, the ILFD realizes smaller power consumption and higher frequency operation. In addition, the ILFD can realize very wide continuous frequency range like 1-to-6 GHz as free-run oscillation, and locking range and divide ratio can also be switched by the bias voltage V_{bias} .

To understand the multiple-modulus operation, the time-domain behavior is shown in Fig. 9. It shows the relationship between the divide ratio and the injection phase. The direct-injection ILFD has current injections at the crossing points as shown in Fig. 9. For the divide-by-2 operation, there are current injections at every crossing points. For the divide-by-3 operation, the incident signal can also synchronize ILFD waveform. However, only one of two injections meets the crossing point, and the locking range becomes half of the case of divide-by-2 operation. The divide-by-4 and -by-6 operations can also have injections at every crossing points while these operation modes have unnecessary injections as shown in Fig. 9. The unnecessary injection disturbs proportional waveform of ILFD outputs, which is considerable especially with large injection current. Thus, the unnecessary injection causes upper-limit of injection current even though large injection current contributes to obtain wider locking range for generic divide-by-2 ILFDs.




Fig. 9 Injection of each divided ratio.




Fig. 10 Chip micrograph of fabricated wideband VCO.

3. Measurement Results

Figure 10 shows a chip micrograph of the proposed wideband VCO, which is fabricated by using a 90 nm CMOS process. The core size is $250 \times 200 \mu\text{m}^2$. The proposed circuit does not use a quadrature LC-oscillator, and the LC-resonance frequency of the proposed circuit is two times higher than the output frequency range of the ILFD, which contributes to reduce layout area. Signal Source Analyzer (Agilent E5052A) and Spectrum Analyzer (Agilent E4448A) were used for measurement. Table 1 summarizes the measured results.

Figure 11 shows the output spectrum of the ILFD for

divide-by-6 operation, which has the 2nd and the 3rd harmonics without spurious tones. The spectrum is measured at a single side of differential signal, and the 2nd harmonic can be canceled. Table 1 summarizes the measured results, Table 2 also shows measured phase noise and FoM for each divide ratio of ILFD. The proposed VCO achieves -184 dBc/Hz of FoM at 5.60 GHz, and 9.3 MHz-to-5.7 GHz output is obtained by the divide-by- N ILFD and FF dividers in the measurement result. The total power consumption is 5.9–11.2 mW depending on output frequency. In the measurement, the oscillation frequency range is from 7.7 GHz to 11.4 GHz while it is from 8.7 GHz to 12.8 GHz in the simulation. The difference may be caused by parasitic inductances, which are not considered in the simulation. The frequency range of the ILFD is from 1.3 GHz to 6.1 GHz in the measurement, while the range is from 1.4 GHz to 6.6 GHz in the simulation. The free-running frequency of the ILFD is adjusted by the bias voltage V_{bias} . In this paper, FoM and FoM_T are utilized to evaluate frequency tuning range as well as the phase noise. FoM and FoM_T are defined by the following equations [22].

$$FoM = \mathcal{L}\{f_{\text{offset}}\} - 20 \log \left(\frac{f_o}{f_{\text{offset}}} \right) + 10 \log \left(\frac{P_{\text{DC}}}{1 \text{ mW}} \right) \quad (1)$$

$$FoM_T = \mathcal{L}\{f_{\text{offset}}\} - 20 \log \left(\frac{f_o}{f_{\text{offset}}} \cdot \frac{FTR}{10} \right) + 10 \log \left(\frac{P_{\text{DC}}}{1 \text{ mW}} \right) \quad (2)$$

$$= FoM - 20 \log \left(\frac{FTR}{10} \right) \quad (3)$$

where $\mathcal{L}\{f_{\text{offset}}\}$ is phase noise, f_{offset} is offset frequency, f_o is center frequency, and P_{DC} is power consumption.

Table 1 Measured VCO performance summary.

Technology	FUJITSU 90 nm CMOS process
Supply voltage V_{DD}	1.2 V
Power consumption of VCO core	4.8–10.2 mW
Power consumption of ILFD	1.0–1.3 mW
Power consumption of FF dividers	~ 0.1 mW
Total power consumption	5.9–11.2 mW
Tuning range	9.3 MHz–5.7 GHz 199%
Chip area	250 $\mu\text{m} \times 200 \mu\text{m}$

FTR is frequency tuning range, which is defined as $(f_{\text{max}} - f_{\text{min}}) / \left(\frac{f_{\text{max}} + f_{\text{min}}}{2} \right)$ in percent figures. In this paper, table 2 shows FoM_T, and the proposed VCO achieves -210 dBc/Hz of FoM_T with 9.3 MHz-to-5.7 GHz of continuous frequency tuning range.

Table 3 compares FoM and FTR of wide-FTR LC-VCOs reported in literature. The VCOs in [8], [11] and the proposed one can generate quadrature signals. The VCO in [11] uses 2 LC-VCOs, so the layout area is larger than the others. The VCO in [8] use a QVCO. However, it consists of two resonators using transformers, so the layout area is still large. The proposed VCO achieves the widest continuous tuning range and the best FoM_T simultaneously.

4. Conclusion

This paper has proposed a novel wideband LC-VCO for multi-band applications. The VCO has the core VCO and




Fig. 11 Measured ILFD output spectrum at $1/6 f_o$.

Table 2 Measured phase noise performances.

Oscillation frequency	Phase noise @1 MHz offset	FoM	FoM _T
5.6 GHz ($1/2 f_o$)	-117 dBc/Hz	-184 dBc/Hz	-210 dBc/Hz
3.7 GHz ($1/3 f_o$)	-118 dBc/Hz	-182 dBc/Hz	-208 dBc/Hz
2.8 GHz ($1/4 f_o$)	-120 dBc/Hz	-181 dBc/Hz	-207 dBc/Hz
1.9 GHz ($1/6 f_o$)	-121 dBc/Hz	-179 dBc/Hz	-205 dBc/Hz

Table 3 Performance comparison.

	This work	[8]	[11]	[12]
Architecture	VCO with ILFD	QVCO with mixers and dividers	2 VCOs with divider	VCO with mixer and dividers
Divided ratio	2, 3, 4, 6	2, 3, 4, 6, 8, 10	2, 4, 8, 16, ...	1/2, 2/3, 1, 4/3, 2
Number of resonators	1	2	2	1
Technology	CMOS 90 nm	CMOS 90 nm	CMOS 45 nm	CMOS 0.18 μm
Output	Quadrature	Quadrature	Quadrature	Differential
Frequency range	0.009–5.7 GHz	1–10 GHz	0.1–5.0 [GHz]	0.98–6.6 [GHz]
Continuous	yes	—	yes	yes
Power consumption	5.9–11.2 mW	31 mW	19.8 mW w/o dividers	4.41–26.9 mW
FoM	-184 dBc/Hz	-169 dBc/Hz	-183 dBc/Hz w/o dividers	-183 dBc/Hz
FoM _T	-210 dBc/Hz	-194 dBc/Hz	-209 dBc/Hz w/o dividers	-206 dBc/Hz
Layout area	0.05 [mm ²]	0.29 [mm ²]	2.16 [mm ²]	0.43 [mm ²]

the tuning-range extension circuit. A differential LC-VCO oscillates at two times higher frequency range than the output range, which contributes to reduce layout area of on-chip inductor. The upper-limit frequency of the core VCO is 1.5 times higher than the lower-limit. The injection-locked frequency divider and FF frequency dividers are utilized, and the ILFD can generate 1/2, 1/3, 1/4, and 1/6 of the core VCO frequency with quadrature outputs. In the measurement results, the proposed VCO performs 9.3 MHz-to-5.7 GHz continuous frequency tuning with -210 dBc/Hz of FoM_T , which is fabricated by using a 90 nm CMOS process. The output spectrum has no spurious tones. The frequency tuning ratio (FTR) is 199%, and the chip area is $250 \times 200 \mu\text{m}^2$. The proposed VCO achieves the widest tuning range as a continuously-tunable LC-based VCO with the best FoM_T .

Acknowledgment

This work was partially supported by MIC, NEDO, STARC, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.

References

- [1] R. Bagheri, A. Mirzaei, S. Chehrizi, M. Heidari, M. Lee, M. Mikhemar, W. Tang, and A. Abidi, "An 800 MHz to 5 GHz software-defined radio receiver in 90 nm CMOS," *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp.480–481, Feb. 2006.
- [2] K. Okada, Y. Yoshihara, H. Sugawara, and K. Masu, "A dynamic reconfigurable RF circuit architecture," *Proc. IEEE/ACM Asia and South Pacific Design Automation Conference*, pp.683–686, Jan. 2005.
- [3] R.B. Staszewski, J. Wallberg, S. Rezeq, C.-M. Hung, O. Eliezer, S. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital PLL and GSM/EDGE transmitter in 90 nm CMOS," *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp.316–317, Feb. 2005.
- [4] M. Demirkan, S. Bruss, and R. Spencer, "Design of wide tuning-range CMOS VCOs using switched coupled-inductors," *IEEE J. Solid-State Circuits*, vol.43, no.5, pp.1156–1163, May 2008.
- [5] D. Hauspie, E.C. Park, and J. Craninckx, "Wideband VCO with simultaneous switching of frequency band, active core, and varactor size," *IEEE J. Solid-State Circuits*, vol.42, no.7, pp.1472–1480, July 2007.
- [6] Z. Safarian and H. Hashemi, "Wideband multi-mode CMOS VCO design using coupled inductors," *IEEE Trans. Circuits Syst. I*, vol.56, no.8, pp.1830–1843, Aug. 2009.
- [7] A. Bevilacqua, F. Pavan, C. Sandner, A. Gerosa, and A. Neviani, "Transformer-based dual-mode voltage-controlled oscillators," *IEEE Trans. Circuits Syst. II*, vol.54, no.4, pp.293–297, April 2007.
- [8] B. Razavi, "Multi-decade carrier generation for cognitive radios," *Symposium on VLSI Circuits, Digest of Technical Papers*, pp.120–121, June 2009.
- [9] J. Borremans, A. Bevilacqua, S. Bronckers, M. Dehan, M. Kuijk, P. Wambacq, and J. Craninckx, "A compact wideband front-end using a single-inductor dual-band VCO in 90 nm digital CMOS," *IEEE J. Solid-State Circuits*, vol.43, no.12, pp.2693–2705, Dec. 2008.
- [10] Y. Ito, Y. Yoshihara, H. Sugawara, K. Okada, and K. Masu, "A 1.3–2.8 GHz wide range CMOS LC-VCO using variable inductor," *Proc. IEEE Asian Solid-State Circuits Conference Digest of Technical Papers*, pp.265–268, Nov. 2005.
- [11] P. Nuzzo, K. Vengattaramanem, M. Ingels, V. Giannini, M. Steyaert, and J. Craninckx, "A 0.1–0.5 GHz dual-VCO software-defined $\Sigma\Delta$ frequency synthesizer in 45 nm digital CMOS," *IEEE Radio Frequency Integrated Circuits Symposium, Digest of Papers*, pp.321–324, June 2009.
- [12] Y. Ito, H. Sugawara, K. Okada, and K. Masu, "A 0.98 to 6.6 GHz tunable wideband VCO in a 180 nm CMOS technology for reconfigurable radio transceiver," *Proc. IEEE Asian Solid-State Circuits Conference Digest of Technical Papers*, pp.359–362, Nov. 2006.
- [13] D. Guermandi, P. Tortori, E. Franchi, and A. Gnudi, "A 0.83–2.5-GHz continuously tunable quadrature VCO," *IEEE J. Solid-State Circuits*, vol.40, no.12, pp.2620–2627, Dec. 2005.
- [14] D. Leenaerts, R. van de Beek, G. van der Weide, J. Bergervoet, K.S. Harish, H. Waite, Y. Zhang, C. Razzell, and R. Roovers, "A SiGe BiCMOS Ins fast hopping frequency synthesizer for UWB radio," *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp.202–203, Feb. 2005.
- [15] J. Lee, "A 3-to-8 GHz fast-hopping frequency synthesizer in 0.18 μm CMOS technology," *IEEE J. Solid-State Circuits*, vol.41, no.3, pp.566–573, March 2006.
- [16] A. Ismail and A. Abidi, "A 3.1-to-8.2 GHz zero-IF receiver and direct frequency synthesizer in 0.18 μm SiGe BiCMOS for mode-2 MB-OFDM UWB communication," *IEEE J. Solid-State Circuits*, vol.40, no.12, pp.2573–2582, Dec. 2005.
- [17] S. Hara, K. Okada, and A. Matsuzawa, "A 9.3 MHz to 5.7 GHz tunable LC-based VCO using a divide-by-N injection-locked frequency divider," *Proc. IEEE Asian Solid-State Circuits Conference Digest of Technical Papers*, pp.81–84, Nov. 2009.
- [18] S. Hara, R. Murakami, K. Okada, and A. Matsuzawa, "The optimum design methodology of low-phase-noise LC-VCO using multiple-divide technique," *IEICE Trans. Fundamentals*, vol.E93-A, no.2, pp.424–430, Feb. 2010.
- [19] A. Hajimiri and T.H. Lee, "A general theory of phase noise in electrical oscillators," *IEEE J. Solid-State Circuits*, vol.33, no.2, pp.179–194, Feb. 1998.
- [20] A. Mazzanti and P. Andreani, "Class-C harmonic CMOS VCOs, with a general result on phase noise," *IEEE J. Solid-State Circuits*, vol.43, no.12, pp.2716–2729, Dec. 2008.
- [21] E. Klumperink, S. Gierkink, A. van der Wel, and B. Nauta, "Reducing MOSFET 1/f noise and power consumption by switched biasing," *IEEE J. Solid-State Circuits*, vol.35, no.7, pp.994–1001, July 2000.
- [22] J. Kim, J.O. Plouchart, N. Zamdmer, R. Trzcinski, K. Wu, B.J. Gross, and M. Kim, "A 44 GHz differentially tuned VCO with 4 GHz tuning range in 0.12 μm SOI CMOS," *IEEE International Solid-State Circuits Conference Digest of Technical Papers*, pp.416–417, Feb. 2005.



Shoichi Hara received the B.E. degree in Electrical and Electronic Engineering from Tokyo Institute of Technology, Tokyo, Japan, in 2008. He is studying toward an M.E. degree in Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan. His research interests RF circuit design.



Kenichi Okada received the B.E., M.E. and Ph.D. degrees in Communications and Computer Engineering from Kyoto University, Kyoto, Japan, in 1998, 2000, and 2003, respectively. From 2000 to 2003, he was a Research Fellow of the Japan Society for the Promotion of Science in Kyoto University. From 2003 to 2007, he worked as an Assistant Professor at Precision and Intelligence Laboratory, Tokyo Institute of Technology, Yokohama, Japan. Since 2007, he has been an Associate Professor

at Department of Physical Electronics, Tokyo Institute of Technology, Tokyo, Japan. He has authored or co-authored more than 150 journal and conference papers. His current research interests include reconfigurable RF CMOS circuits for cognitive radios, 60 GHz CMOS RF frontends, and low-voltage RF circuits. He is a member of IEEE, the Information Processing Society of Japan (IPSI), and the Japan Society of Applied Physics (JSAP).



Akira Matsuzawa received B.S., M.S., and Ph.D. degrees in electronics engineering from Tohoku University, Sendai, Japan, in 1976, 1978, and 1997 respectively. In 1978, he joined Matsushita Electric Industrial Co., Ltd. Since then, he has been working on research and development of analog and Mixed Signal LSI technologies; ultra-high speed ADCs, intelligent CMOS sensors, RF CMOS circuits, digital read-channel technologies for DVD systems, ultra-high speed interface technologies for metal and

optical fibers, a boundary scan technology, and CAD technology. He was also responsible for the development of low power LSI technology, ASIC libraries, analog CMOS devices, SOI devices. From 1997 to 2003, he was a general manager in advanced LSI technology development center. On April 2003, he joined Tokyo Institute of Technology and he is a professor on physical electronics. Currently he is researching in mixed signal technologies; CMOS wireless transceiver, RF CMOS circuit design, data converters, and organic EL drivers. He served the guest editor in chief for special issue on analog LSI technology of IEICE transactions on electronics in 1992, 1997, 2005, and 2006, the vice-program chairman for International Conference on Solid State Devices and Materials (SSDM) in 1999 and 2000, the Co-Chairman for Low Power Electronics Workshop in 1995, a member of program committee for analog technology in ISSCC and the guest editor for special issues of IEEE Transactions on Electron Devices. He has published 26 technical journal papers and 48 international conference papers. He is co-author of 10 books. He holds 34 registered Japan patents and 65 US and EPC patents. He received the IR100 award in 1983, the R&D100 award and the remarkable invention award in 1994, and the ISSCC evening panel award in 2003 and 2005. He is an IEEE Fellow since 2002.