


A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling

Jee Young Hong, Daisuke Imanishi,
Kenichi Okada, and Akira Matsuzawa

Tokyo Institute of Technology, Japan

- **Introduction**
- **PA design**
- **Measurement results**
- **Conclusion**



- **PA (Power Amplifier)**
: A circuit used to convert a low-power RF signal into a larger signal of significant power at transmitter

- **2.4GHz**

- the frequency band which require no license
- various wireless communication standards
: WiMAX, WLAN, Bluetooth, etc.

- The reason for using capacitive cross-coupling

High reliability of the voltage stress at output end


Using self-biased cascode topology

Area increase by bypass capacitor

Using **Cross-coupling Capacitor**

Reduce an area of bypass capacitor

$$V_{DD}=3.3V$$




- Class-A bias(1st stage), Class-AB bias(2nd stage)
- Differential topology for achieving 3dB larger P_{out}
- Impedance matching by L, C, R


Proposed circuit

■ To achieve a high output power


- Differential topology
- 2-stage configuration
- Transformer



The 1st stage



The 2nd stage



■ Relation between P_{sat} & Z_{out}

$$P_{sat} = \frac{\left(\frac{V_{DD}}{\sqrt{2}}\right)^2}{Z_{out}}$$



■ Theoretical maximum output power P_{sat}

$$P_{sat} = \frac{\left(\frac{V_{DD}}{\sqrt{2}}\right)^2}{\left(\frac{1}{4} Z_{out}\right)} = \frac{\left(\frac{2 \times 3.3}{\sqrt{2}}\right)^2}{\left(2 \times \frac{1}{4} \times 50\right)}$$

$$= 0.8712[\text{W}] = 29.4[\text{dBm}]$$

- Turn ratio=2:1
- Z_{out} (50Ω)
 $\frac{1}{4} Z_{out}$ (12.5Ω)


- Coupling coefficient = 0.7
- Maximum Available Gain(MAG) = -1.05 dB
- Conversion efficiency = $10^{(-1.05\text{dB} / 10)} \times 100 = 78.5 \%$





- Measurement and simulation results agree with each other.

Proposed circuit

- To sustain voltage stress
 - Cascode topology
 - Thick gate-oxide transistors
 - Self-biased topology



■ at the 2nd stage



[Conceptual diagram of voltage waveforms]



If C_{gs} is neglected,

$$v_g = \frac{C_{gd}}{C_{bypass} + C_{gd}} v_d$$

- ☺ Alleviation of voltage v_{gd}
- ☺ Prevention of transistor's entering to triode region
- ☹ Loss of Gain
- ☹ Area increase by C_{bypass}

[1] T. Sowlati, et al., "A 2.4-GHz 0.18- μ m CMOS Self-Biased Cascode Power Amplifier," IEEE Journal of Solid-State Circuits, pp. 1318-1324, 2003


■ Voltage waveform



[Self-biased cascode]




- V_g amplitude = 19% of the V_d amplitude
- $C_{bypass} = 14.5\text{pF}$




- Self-biased cascode method degrades the gain compare with standard cascode method using fixed bias voltage.

Self-biased cascode




$$v_g = \frac{C_{gd}}{C_{bypass} + C_{gd}} v_d$$

Using capacitive cross-coupling




$$v_g = \frac{C_{gd} - C_c}{C_{bypass} + (C_{gd} - C_c)} v_d$$

- C_c is tuned to v_g amplitude 18% of v_d amplitude
- C_{gd} is reduced, thus C_{bypass} is decreased




[Self-biased cascode with
capacitive cross-coupling]

■ Pin=5dBm





- V_g amplitude = 18% of the V_d amplitude
- $C_{bypass} = 8.6 \text{ pF}$



Using
MIM capacitor
($1\text{fF}/\mu\text{m}^2$)


 Bypass capacitor $C_{\text{bypass}} = 14.5\text{pF}$ 8.6pF

 Cross-coupling capacitor $C_{\text{cc}} = 1.5\text{pF}$




- Measurement results are roughly in accordance with simulation results

Large signal measurement setup



- Input and output losses are measured separately, and are calibrated from results.

■ Near 2.4 GHz




- $PAE_{\max} > 31 \%$

- $P_{\text{sat}} > 27 \text{ dBm}$

■ 2.4 GHz

◆ Pout(Meas.) — Pout(Sim.)
◆ Gain(Meas.) — Gain(Sim.)
◆ PAE(Meas.) — PAE(Sim.)



- $P_{1dB} = 25 \text{ dBm}$
- $P_{sat} = 27.7 \text{ dBm}$
- $\text{Gain} = 26.5 \text{ dB}$
- $\text{PAE}_{1dB} = 26.8 \%$
- $\text{PAE}_{max} = 34.3 \%$

	[2]	[3]	[4]	[5]	This work
Technology	90nm	130nm	180nm CMOS		
V_{DD}	3.3 V	1.2 V	3.3 V	3.3 V	3.3 V
Frequency	2.4 GHz				
P_{1dB}	27.7 dBm	24 dBm	24.5 dBm	27 dBm	25.2 dBm
P_{sat}	30.1 dBm	27 dBm	-	31 dBm	27.7 dBm
PAE_{peak}	33 %	*32 %	31 %@1dB	27 %	34.3 %
Area	4.3 mm ²	1.7 mm ²	1.7 mm ²	2.0 mm ²	1.6 mm²

* Drain efficiency

[2] D. Chowdhury, et al., "A Single-Chip Highly Linear 2.4GHz 30dBm Power Amplifier in 90nm CMOS," IEEE International Solid-State Circuits Conference, pp. 378-380, 2008

[3] G. Liu, et al., "Fully Integrated CMOS Power Amplifier With Efficiency Enhancement at Power Back-Off," IEEE Journal Of Solid-State Circuits, vol. 43, No. 3, pp. 600-609, Mar. 2008

[4] J. Kang, et al., "A Single-Chip Linear CMOS Power Amplifier for 2.4GHz WLAN," IEEE International Solid-State Circuits Conference, pp.761-769, 2006

[5] K. An, et al., "A 2.4 GHz Fully Integrated Linear CMOS Power Amplifier With Discrete Power Control," IEEE Microwave and Wireless Components Letter, vol. 19, No. 7, pp. 479-481, July. 2009

- Designing 2.4GHz PA with high output power
- Circuit design
 - Using TSMC 0.18 μ m CMOS process
 - High output power : Differential topology, 2-stage configuration, Transformer
 - Improvement of withstanding voltage : Cascode, Thick gate-oxide transistor, Self-biased cascode
 - Reduce of area for C_{bypass} : Capacitive cross-coupling
- Results
 - $P_{1\text{dB}} = 25.2\text{dBm}$, $P_{\text{sat}} = 27.7\text{dBm}$, $\text{PAE}_{\text{peak}} = 34.3\%$
 - Needed $C_{\text{bypass}} = 14.5\text{pF}$ 8.6pF(41%)