A 484- μ m² 21-GHz LC-VCO beneath a Stacked-Spiral Inductor

Rui Murakami, Kenichi Okada, and Akira Matsuzawa Department of Physical Electronics, Tokyo Institute of Technology 2-12-1-S3-27, Ookayama, Meguro-ku, Tokyo, 152-8552, Japan

Tel & Fax: +81-3-5734-3764 Email: murakami@ssc.pe.titech.ac.jp

Abstract—This paper proposes an ultra compact LC-VCO. Due to the speed-up of CMOS digital circuits, jitter of ring oscillators is becoming a critical problem. Even though a LC-VCO has a better phase noise, a layout size of on-chip inductor is a problem as a clock generator. Thus, the proposed LC-VCO consists of a very compact stacked-spiral inductor and active components placed beneath the inductor. The VCO is implemented by a 65-nm CMOS process, and the chip area is only 484 $\mu\mathrm{m}^2$. This VCO achieves a phase noise of $-89.4\,\mathrm{dBc/Hz}@1\mathrm{MHz}$, power consumption of 1.92 mW, and FOMA of 206 dBc/Hz.

I. Introduction

Due to the miniaturization of CMOS process technology, it has obtained higher $f_{\rm T}$ and $f_{\rm max}$. Low power, low noise clock generation is a key technology for wireless applications and high speed communication systems over a gigahertz clock frequency. At the same time, the low-supply voltage, $V_{\rm DD}$, is also needed for the scaled CMOS transistors.

Ring oscillators have usually been used as a clock generator, especially at lower frequencies. The jitter characteristic of ring oscillators is degraded by the low supply voltage, and a larger power consumption would be required to improve the jitter. On the other hand, LC-VCOs have a much lower phase noise and lower power consumption than ring oscillators. Thus, ring oscillators are demanded to be replaced with LC-VCOs. One of the remaining issues as a clock generator is a layout area of LC-VCO, which is usually very large due to an on-chip inductor.

In this paper, an ultra compact LC-VCO is presented, which consists of a very compact stacked-spiral inductor and active components placed beneath the inductor. The stacked-spiral inductor has a multi-layer structure, which realizes a very small size in return for the degradation of quality factor[1]. In addition, the proposed one has active components, such as a bias transistor, cross-coupled transistors, and a varactor, placed beneath the stacked-spiral inductor[2]. Thus, the proposed one can realize an ultra compact size. This paper explains design consideration to minimize the layout area and reduce the influence of the circuit stacking.

II. STACKED-SPIRAL INDUCTOR

In this section, downscaling of on-chip inductors is discussed, especially for a stacked-spiral inductor. Then, the influence of downscaling of VCO is analyzed.




Fig. 1. (a)Stacked-spiral inductor (b)Mono-layer inducor

The phase noise can be derived from the following equation [3]:

$$\mathcal{L}(f_{\text{offset}}) = 10 \log \left[\frac{2kT}{P_{\text{sig}}} \left(\frac{f_0}{2Q_{\text{tank}} f_{\text{offset}}} \right)^2 \right]$$
 (1)

where k is Boltzmann's constant, T the absolute temperature, $P_{\rm sig}$ the output power, f_0 the oscillation frequency, $f_{\rm offset}$ the offset frequency, $Q_{\rm tank}$ the quality factor of the resonators. According to Eq. (1), $Q_{\rm tank}$ is very important for the performance of VCOs.

Fig. 1 shows structures of on-chip inductors for a 20 GHz LC resonator. Fig. 1(a) is a proposed differential stacked-spiral inductor using 6 metal layers, and Fig. 1(b) shows a monolayer inductor. The stacked-spiral inductor has 15- μ m outer diameter and 0.8- μ m line width, and the mono-layer one has 100- μ m outer diameter and 8- μ m line width.

On-chip inductor models can be simplified as shown in Fig. 2. Table I shows the parameters of the inductors shown in Fig. 1, which are simulated by a 3D electromagnetic simulator HFSS.

The mono-layer inductor has a very low series resistance $R_{\rm s}$ and high quality factor Q due to the wide line width. On the other hand, the stacked-spiral inductor also has a high inductance $L_{\rm s}$. However, a quality factor is not so high, because the resistance $R_{\rm s}$ is high due to a long narrow spiral line. If a LC-VCO uses the staked-spiral inductor, the VCO




Fig. 2. A simplified model of on-chip inductor.

TABLE I CHARACTERISTICS OF THE INDUCTORS.

	Stacked-spiral	Mono-layer
$L_{\rm S}$ [nH]	1.16	0.51
$R_{\rm S} [\Omega]$	51.7	4.19
$C_{\rm L}$ [fF]	9.76	18.6
\overline{Q}	2.82	15.5
Area [μ m ²]	225	10000




Fig. 3. Comparison of inductor sizes.

consumes more power or has worse phase noise because of the degraded quality factor. On the other hand, the layout area can be dramatically shrank as shown in Fig. 3. The stackedspiral inductor has 44 times smaller area than the mono-layer inductor.

III. REST PART PLACEMENT BENEATH THE SPIRAL INDUCTOR

Fig. 4 shows a circuit schematic of the proposed LC-VCO, which is a simple NMOS-topology of LC-VCO. The NMOS topology can reduce the layout area while PMOS and CMOS topologies require larger cross-coupled transistors. Even if the layout area of on-chip inductors can be shrank, rest parts like transistors and capacitors remain to be large. A further minimization requires an area reduction of the rest parts. One of the ways is to place the rest parts beneath the inductor as shown in Fig. 5. While this contributes to reduce the total layout area dramatically, it becomes an issue to consider the interaction between the inductor and the rest parts. The rest parts do not only consist of transistors and capacitors but also metal wires. The metal wires might build a loop with transistors and capacitors, so a carefull design is required. The loop causes degradation of inductor in terms of inductance and quality factor, which also causes degradation in VCO




Fig. 4. Circuit schematic of NMOS LC-VCO.




Fig. 5. Circuit stacking beneath the inductor.




Fig. 6. Layouts of (a)core-circuit, (b)stacked-spiral inductor and (c)total VCO.

performances, e.g., phase noise, output power, and power consumption.

To reduce the influence on $L_{\rm S}$, transistors should be placed orthogonally to the inductor trace. This influence is simulated by HFSS with a metal-line model. Fig. 7 and Table II show the results of the simulation. The results show that the inductance is barely reduced and the quality factor is degraded by 7-




Fig. 7. A comparison of inductance and quality factor.

TABLE II

The simulated influences of the core circuit on L_{S} and Q

@20GHz	$L_{ m S}[{ m nH}]$	$C_{\rm P}[{ m fF}]$	Q
Inductor only	1.16	9.84	2.82
With core-circuit	1.15	10.5	2.62




Fig. 8. Chip micrograph.

%, which is equal to 0.6-dB degradation in the phase noise. While the influence of the core circuit on the phase noise is very little, and the benefits of area saving is very larger than the degradation of phase noise. Thus, the proposed technique utilizing both the stacked-spical inductor and beneath-placed devices is practical.

IV. MEASUREMENT RESULT

This proposed LC-VCO is implemented by using a 65-nm CMOS process. Fig. 8 shows the chip micrograph, and the core area is $484\mu\mathrm{m}^2$. It is measured by using a signal source analyzer (Agilent E5052B + down converter E5053A) and an external buffer amplifier. The supply voltage is 0.6 V. The power consumption is 1.92 mW, and the oscillation frequency




Fig. 9. Measured phase noise.

is 21 GHz with a 0.6-GHz tuning range. Fig. 9 shows the measured phase noise, and it is $-89.4\,\mathrm{dBc/Hz}$ at 1MHz offset and $-110\,\mathrm{dBc/Hz}$ at 10 MHz offset.

In general, the figure-of-merit (FoM) is used to evaluate the performance of VCOs. FoM is a normalized phase noise by oscillation frequency, offset frequency and power consumption, which can be defined by the following equation[4],

$$FoM = -\mathcal{L}(f_{\text{offset}}) + 20\log\left(\frac{f_0}{f_{\text{offset}}}\right) - 10\log\left(\frac{P_{\text{DC}}}{1\text{mW}}\right)$$

where $P_{\rm DC}$ is power consumption. The fabricated VCO achieves FoM of 173-dBc/Hz, and it is almost impossible for ring oscillators to achieve FoM of 173-dBc/Hz.

There is a trade-off between the area and FOM, because a larger diameter is required for to obtain a higher quality factor of inductor. VCOs should be evaluated with the figure-of-merit normalized for area(FoMA), it is expressed by the following equation[5].

$$FoMA = FoM - 10\log\left(\frac{\text{Area}}{1\text{mm}^2}\right)$$
 (3)

The proposed LC-VCO achieves FoMA of 206-dBc/Hz. Table III summarizes the state-of-the-art results of clock generators using CMOS technology. The proposed LC-VCO demonstrates the best FoMA using a stacked-spiral inductor and beneath-placed devices.

V. Conclusions

This paper proposes an ultra compact LC-VCO using a stacked-spiral inductor with a beneath-placed core circuit. The oscillation frequency of the VCO is 21 GHz and it consumes 1.92 mW. The VCO has only $484-\mu m^2$ chip area. The performance is better than convensional ring oscillators. The proposed LC-VCO achieves FoMA of 206dBc/Hz.

TABLE III
PERFORMANCE SUMMARY.

	Area	Power consumption	Phase noise	Freq.	$V_{ m DD}$	Tech.	FoMA	Type
	$[\mu m^2]$	[mW]	[dBc/Hz]		[V]	[nm]	[dBc/Hz]	
[1]	2597	2.8	-103@1MHz	5GHz(20GHz/4)	1	90	199	LC(3D-inductor)+Div.
[6]	2400	9.8	-101@600kHz	0.9GHz	3.3	350	182	Ring
[7]	290000	0.16	-109@1MHz	4.5GHz	0.3	180	195	LC(Dual-conduction)
This Work	484	1.92	-110@10MHz	21GHz	0.6	65	206	LC(3D-inductor)

ACKNOWLEDGMENT

This work was partially supported by MIC, MEXT, STARC, NEDO, Canon Foundation, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.

REFERENCES

- [1] A. Tanabe, K. Hijioka, H. Nagase, and Y. Hayashi, "A low-power, small area quadrature LC-VCO using miniature 3D solenoid shaped inductor," in *IEEE Radio Frequency Integrated Circuits Symposium, Digest of Papers*, Nov. 2009, pp. 263–266.
- [2] F. Zhang and P. R. Kinget, "Design of components and circuits underneath integrated inductors," in *IEEE Journal of Solid-State Circuits*, vol. 41, no. 10, Oct. 2006, pp. 2265–2271.
- no. 10, Oct. 2006, pp. 2265–2271.
 [3] A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," *IEEE Journal of Solid-State Circuits*, vol. 33, no. 2, pp. 179–194, Feb 1998.
- [4] P. Kinget, "Integrated ghz voltage control oscillators," in *Analog Circuit Design*. Kluwer, 1999, pp. 353–381.
 [5] S.-A. Yu and P. R. Kiget, "Scaling LC oscillators in nanometer CMOS
- [5] S.-A. Yu and P. R. Kiget, "Scaling LC oscillators in nanometer CMOS technologies to a smaller area but with constant performance," in *IEEE Transactions on Circuits and Systems-II*, vol. 56, no. 5, May 2009, pp. 354–358
- [6] I.-C. Hwang, C. Kim, and S.-M. S. Kang, "A CMOS Self-Regulating VCO with low supply sensitivity," in *IEEE Journal of Solid-State Circuits*, Jan. 2004, pp. 42–47.
- [7] K. Okada, Y. Nomiyama, R. Murakami, and A. Matsuzawa, "A 0.114-mW dual-conduction class-C CMOS VCO with 0.2-V power supply," in *Symposium on VLSI Circuits, Digest of Technical Papers*, Jun. 2009, pp. 228–229.