

# A 60GHz Direct-Conversion Transmitter in 65nm CMOS Technology

Naoki Takayama email : takayama@ssc.pe.titech.ac.jp

Kota Matsushita, Shogo Ito, Ning Li, Kenichi Okada and Akira Matsuzawa, Tokyo Institute of Technology, Japan


## Conclusion

I designed a 60GHz Direct-Conversion Transmitter in 65nm CMOS process. We built the device models by using a new de-embedding method. The conversion gain is 10.6 dB and output power @1dB is 1.6 dBm.

## 1. Background


### CMOS 60GHz RF Circuits

- Available wide frequency range without licensees
- High data rate wireless communication
- QPSK : 14Gbps, 16QAM : 28Gbps



### Direct conversion system


- Power Amplifier
- Up-conversion Mixer



## 2. Challenge

### Parasitic elements

- The characteristic of PDK are not assured.
- There are large error between simulation and measurement.
- Modeling of components are needed.
- Transistors, Capacitors, TLs, Decoupling Cap.



## 3. De-embedding


### Conventional methods

- Open-short method
- Non-ideality of short cannot be neglected.
- Thru only method
- The length of the short-line has to be short because we use lumped component.

### New de-embedding method

- Multi-line de-embedding method [1]

### Compare Zo of 200 m-TL and Zo of 400 m-TL



[1] N. Takayama, et al., A Multi-Line De-Embedding Technique for mm-Wave CMOS Circuits, APMC 2010

## 4. De-coupling Capacitor Modeling



The characteristic of de-coupling capacitors has effect on circuit performance.

### Low frequency

- Planar structure
- The self resonance frequency is low.

### High frequency



- Inter-digital structure
- The self resonance frequency is high.
- Low impedance transmission line



## 5. Power Amplifier


### CMOS 65nm process

### 4-stage PA



### Measurement results

- Simulation error reduced. 5[dB] → 0.5[dB]
- Power Gain : 20 [dB]
- Output power @ 1dB : 9.9 [dBm]



### Comparison with other papers


Reference	Technology	Freq. [GHz]	Gain [dB]	PAE [dBm]	PAE@P1dB [dB]	P1dB [mW]	VDD [V]
[2] ISSCC 2008	90nm CMOS	60	5.5	9	6	80	1
[3] ISSCC 2009	65nm CMOS	60	15.8	2.5	3.95	43.5	1
[4] MWCL 2009	90nm CMOS	60	30	10.3	6	178	1.8
This work	65nm CMOS	61.5	20	9.9	6.7	144	1.2

[2] D. Chowdhury, et al., ISSCC 2008 (UCB)  
 [3] W.L. Chan, et al., ISSCC 2009 (Delft Univ.)  
 [4] J.-L. Kuo, et al., MWCL 2009 (NTU)

## 6. 60GHz Transmitter

### Power Amplifier + Up-conversion Mixer

- Passive Mixer
- Diff. IF input, Diff. LO input, Single RF output



### Measurement results

- Conversion Gain : 10.6 [dB]
- Output Power @ 1dB : 1.6 [dBm]

### Comparison with other papers

	Blocks	Freq. [GHz]	Gain [dB]	P1dB [dBm]	PDC [mW]	PLO [dBm]	VDD [V]
[5]	Mix	60	< -4	-	70	-	1.5
[6]	Mix	56-65	< 4	-5.6	24	0	1.6
This Work	Mix +PA	60	10.6	1.6	186	1	1.2

[5] S. Voinigescu, et al., ISCAS 2007 [6] F. Zhang, et al., EL 2008