

# Phase Noise Scaling of LC-VCO for Ultra Low Supply Voltage

**Wei Deng, Kenichi Okada, and Akira Matsuzawa**

***Tokyo Institute of Technology***

**2010/09/25, AP-RASC**

# Outline


1

- **Background**
  - Clock generation in System-on-Chip
- **Challenging**
  - Supply voltage scaling
- **Low voltage clock generator's issues**
  - Ring VCO becomes infeasible due to too large phase noise performance
- **Possible solution**
- **Conclusion**

# Research Background



# Clock Generation in SOC



Clock generation circuits are widely used in a number of applications in which a reference tone is required


# How to Evaluate Clock Generator?

4

**TOKYO TECH**  
Pursuing Excellence


- Phase noise
  - Measure of spectral density in frequency domain
  - Units: dBc/Hz (decibels below the carrier per Hz)
  
- Jitter (Better choice for clock)
  - Measurement of variations in time domain
  - Units: Seconds (usually pS)

# What is Jitter in Clock Generator?




Cause of Jitter (phase noise): Thermal noise and shot noise

# How Jitter Affect Performance?



**Clock generator with **small** jitter (phase noise) is strongly desired**

# Scaling of Supply Voltage



How about phase noise performance along with supply voltage scaling?



# Phase Noise Comparison

8

**LC-VCO** [A. Mazzanti, et al., JSSC 2008]

$$\frac{\omega_0^2}{\omega_{offset}^2} \cdot \frac{kT}{V_{DD} I_{bias}} \cdot \frac{1 + \gamma_n}{Q^2}$$

+30dB worse


**Ring-VCO** [A. Abidi, JSSC 2006]

$$\frac{\omega_0^2}{\omega_{offset}^2} \cdot \frac{kT}{V_{DD} I_{bias}} \cdot 2M \left\{ \frac{V_{DD}}{V_{DD} - V_{TH}} (\gamma_n + \gamma_p) + 1 \right\}$$

M: #stages

$$V_{TH} = \frac{V_{DD}}{4}, \gamma_n = \gamma_p = \frac{2}{3}, M = 3, Q = 10$$

# Scaling of Jitter



With same power consumption, LC-VCO has much smaller jitter performance

# Scaling of Phase Noise

$V_{DD}$	Type	$P_{DC}$	Phase Noise +10dB margin @1MHz	Jitter
1.2-V (Now)	LC	1mW	-121.6 dBc/Hz	0.16ps
	Ring	1mW	-91.6 dBc/Hz	5.0ps
0.5-V (Future)	LC	0.17mW	-114.0 dBc/Hz	0.38ps
	Ring	0.17mW	<b>-84.0 dBc/Hz</b>	<b>12.0ps</b>
		<b>174mW</b>	-114.0 dBc/Hz	0.38ps

For 0.5-V clock generators, ring-VCO becomes infeasible due to large power consumption and/or large jitter.

# Comparison of Performance

11

Parameter	Jitter	$P_{DC}$	Area	Tuning range
0.5-V Ring VCO	Very Bad	Good	Good	Good
0.5-V LC VCO	Very Good	Fair, but can be improved	Fair, and improved in [1]	Fair, but can be improved

**LC-VCO with  $P_{DC}$ , area and tuning range optimization is necessary for 0.5-V clock generation circuits**

[1]: R. Murakami, K. Okada, and A. Matsuzawa, "A 484- $\mu\text{m}^2$  21-GHz LC-VCO beneath a Stacked-Spiral Inductor, " to be presented at IEEE MTT-S European Microwave Conference (EuMC), Paris, France, Sep. 2010.

# Research Status

12

-	Unit	[2]	[3]	[4]	[5]	[6]
Topology	-	LC	LC	LC	LC	Ring
V <sub>DD</sub>	V	0.6	0.5	0.9	0.5	0.5
Frequency	GHz	5.3 ~ 6	3.65 ~ 3.76	2.17 ~ 2.73	2.15~2.62	0.12-1.3
Tuning range	%	8.1	3	22.8	20	85
Jitter	ps	<1	<1	<1	<1	>15

[2] H.-H. Hsieh, *et al.*, MTT 2007

[3] K. Kwok, *et al.*, JSSC 2005

[4] S.Y. Lee, *et al.*, TCAS II 2008


[5] D. Park, *et al.*, MTT 2009

[6] T.W. Li, *et al.*, ASICON 2009


Ultra-low-voltage clock generator with **wide tuning range (merit of ring VCO)** and **sub-picosecond-jitter (merit of LC VCO)** are desired in future 0.5-V SoC and power aware SoC.

# Possible Solution

13



## Conventional



## Proposed

[REF]: Wei Deng, Kenichi Okada, and Akira Matsuzawa "A 0.5-V, 0.05-to-3.2 GHz, 4.1-to-6.4 GHz LC-VCO Using E-TSPC Frequency Divider with Forward Body Bias for Sub-Picosecond -Jitter Clock Generation" to be presented at Asian Solid-State Circuits Conference (A-SSCC), Nov. 2010

# Summary

14

**TOKYO TECH**  
*Pursuing Excellence*

- Lowering of supply voltage is required to realize low-active-power circuits.
- Phase noise (Jitter) will become larger according to the voltage scaling.
- Ring-VCO become infeasible due to too large phase noise (jitter) and/or too large power consumption.
- To reduce the power consumption of the clock generator, adoption of LC-VCOs is an unavoidable way in such low-voltage condition.

# Toward the Future

15

**TOKYO TECH**  
*Pursuing Excellence*

- Ultra-low-voltage LC-VCO offers tremendous opportunities in phase noise (jitter) performance of clock generator in SoC design.
- The tuning range of ultra-low-voltage LC-VCO should be improved to fulfill the requirement for future 0.5-V sub-picosecond-jitter clock generation.



# Thanks for your attention!

## Q & A