


R5-11 Asynchronous Differential Capacitance-to-Digital Converter for Capacitive Sensors

Tuan Minh Vo, Yasuhide Kuramochi, Masaya Miyahara, Takashi Kurashina, Akira Matsuzawa
Department of Physical Electronics, Tokyo Institute of Technology


1. Background

1. Increasing of research activities in low invasive diagnosis systems recently
2. The system needs to be very **small size and low power**
3. Utilizing of **capacitive sensor** in the system

Ex. Application





Free!




2. Asynchronous Processing and Dynamic Comparator

1. Lower speed clock $f_{CLK} = f_{Sampling}$
2. Intermittent movement





3. Differential Architecture



$$V_X - V_Y = \frac{(2^9 B_9 + \dots + 2^n B_n) \frac{1}{2^4} C - k C_{X_sam}}{2 C_{X_con} + \left[C_m + 2^5 C + \dots + C + \frac{C_s (2^3 C + \dots + C)}{C_s + 2^3 C + \dots + C} \right]} 2 V_{ref}$$

1. Define every bit step by step based on comparison result of V_X and V_Y
2. The comparison is not affected from C_{X_con} during conversion phase
3. Higher immunity to V_{cm} fluctuation, noise... than single-ended architecture

4. Simulation Results



Technology	180 nm CMOS
Supply Voltage	1.4 V
Resolution	10 Bit
Current Consumption	29.7 μ A (with clock) 8.45 μ A (w/o clock)
Conversion Frequency	262 kSps
Core Size	0.13 mm ² ($C_m = 10$ pF x 2)

5. Summary

1. A 10-bit very low power, small size direct Capacitance-to-Digital Converter is realized based on Charge Redistribution architecture
2. Asynchronous processing and a dynamic comparator lower power of the entire circuit
3. Differential architecture makes the circuit unaffected by the sensor variation