

0.2V電源で動作可能な 0.114mWデュアルコンダクション Class-C VCO


○岡田 健一, 野見山 陽, 村上 墨, 松澤 昭

東京工業大学

大学院理工学研究科 電子物理工学専攻

2009/7/23

- Motivation
 - Supply voltage scaling
 - Jitter degradation
- Low-voltage VCO's issues
- The proposed Dual-Conduction topology
 - Low-power and Low-phase noise
with a very low supply voltage
- Measurement results
- Conclusions



**The voltage scaling is required again.
Low-voltage circuit design is challenging.**

LC-VCO [A.Mazzanti, et al., JSSC 2008]

$$\frac{\omega_0^2}{\omega_{\text{offset}}^2} \cdot \frac{kT}{V_{\text{DD}} I_{\text{bias}}} \cdot \frac{1 + \gamma_n}{Q^2}$$

+30dB worse




Ring-VCO [A.Abidi, JSSC 2006]

$$\frac{\omega_0^2}{\omega_{\text{offset}}^2} \cdot \frac{kT}{V_{\text{DD}} I_{\text{bias}}} \cdot 2M \left\{ \frac{V_{\text{DD}}}{V_{\text{DD}} - V_{\text{TH}}} (\gamma_n + \gamma_p) + 1 \right\}$$

M: #stages

$$V_{\text{TH}} = \frac{V_{\text{DD}}}{4}, \gamma_n = \gamma_p = \frac{2}{3}, M = 3, Q = 10$$



With the same power consumption, LC-VCO has much smaller jitter performance.

リングオシレータのジッタ劣化

Vdd	Type	Pdc	Phase Noise +10dB margin	Jitter
1.2	LC	1mW	-121.6 dBc/Hz-1MHz	0.16ps (0.074%)
	Ring	1mW	-91.6 dBc/Hz-1MHz	5.0ps (2.3%)
0.5	LC	0.17mW	-114.0 dBc/Hz-1MHz	0.38ps (0.67%)
	Ring	0.17mW	-84.0 dBc/Hz-1MHz	12.0ps (21%)
		174mW	-114.0 dBc/Hz-1MHz	0.38ps (0.67%)

- ・LC-VCOと分周器を組み合わせるにより、面積の縮小と周波数可変範囲の拡大が可能
- ・単純に消費電力だけを比較すると、高い周波数ほどLC型が低消費電力
- ・ジッタ性能が厳しい場合は、LC型が有利な周波数帯はどんどん低くまで広がる
- ・面積の問題はなくなる

リング型が有利な場合

- ・ジッタ仕様が緩く、周波数が100MHz程度以下の場合

LC型が有利な場合

- ・ **それ以外すべて**

比較項目

ジッタ、消費電力、周波数可変範囲、回路面積、最高発振周波数

- Lowering of supply voltage is required to realize high-speed and low-active-power circuits.
- Jitter will become larger according to the voltage scaling.
- Ring-VCO become infeasible due to too large jitter and too large power consumption.
- To reduce the power consumption of the clock generator, use of LC-VCOs is an unavoidable way in such the low-voltage condition.

- Transformer-Feedback VCO can operate with a low supply voltage.
- 0.5V and 0.35V VCOs are reported.


[1] K. Kwok, and H. C. Luong, JSSC 2005

- Class-C VCO achieves 196dBc/Hz of FoM.
- Startup is an issue of Class-C VCO under the low-voltage condition.


[2] A. Mazzanti, and P. Andreani, JSSC 2008

Summary of This Work


- Sub-0.5V LSI
- A Dual-Conduction topology is proposed for Class-C VCO in this work.
- It is modified to work with a very low supply voltage.
- 0.2V VCO is realized by using a $0.18\mu\text{m}$ CMOS process with $114\mu\text{W}$ of power consumption.




Ideal Current Conduction




Ideal Current




Conventional
LC-VCO







Ideal Current




Class-C VCO







Class-C VCO



**Dual-Conduction
Class-C VCO
(This work)**






[2] A. Mazzanti, et al.,
JSSC 2008


$$V_{eff} = V_{gs} - V_{th}$$

Conventional LC-VCO





$$V_{eff} = V_{gs} - V_{th}$$

Class-C VCO





Condition for Class-C Operation / 16







V_{od} has to be small due to the start-up problem, so conduction angle cannot be reduced.




Initial V_{gs} boosting cannot be expected in a low- V_{DD} design.



Dual-Conduction Current Waveform / 20



Dual Conduction realizes a narrower current waveform.




Analytical Comparison


22

TOKYO TECH
Pursuing Excellence

Single Conduction
(conventional)



Dual Conduction
(proposed)



$V_{od}=0.05V$ ($\Phi_0=0.4\pi$)

PN: -106dBc/Hz-1MHz

P_{dc} : 168 μ W

FoM: 188dBc/Hz

$V_{od1}=0.12V$ ($\Phi_1=0.2\pi$)


$V_{od2}=0V$ ($\Phi_2=0.5\pi$)


PN: -109dBc/Hz-1MHz

P_{dc} : 162 μ W


FoM: 191dBc/Hz

(*) $V_{dd}=0.2V$, $A=0.15V$, $V_{th}=0.5V$, $f_0=5GHz$, $Q=10$





- $0.18\mu\text{m}$ CMOS process
- $670\mu\text{m} \times 440\mu\text{m}$ for core area



V_{gbias1}=0.45, V_{gbias2}=0.55
f₀=4.5GHz

-104dBc/Hz@1MHz for 0.2V
-109dBc/Hz@1MHz for 0.3V

Performance Comparison

26

TOKYO TECH
Pursuing Excellence

	[2]	[1]		This work	
Technology	0.13 μ m CMOS	0.18 μ m CMOS	0.18 μ m CMOS	0.18 μ m CMOS	
V _{DD} [V]	1.0	0.5	0.35	0.3	0.2
P _{DC} [mW]	1.3	0.57	1.46	0.159	0.114
f ₀ [GHz]	4.9	3.8	1.4	4.5	4.5
Phase noise [dBc/Hz]	-130 @3MHz	-119 @1MHz	-129 @1MHz	-109 @1MHz	-104 @1MHz
FoM [dBc/Hz]	196	193	190	190	187
Topology	Class-C (single)	Transformer feedback		Class-C (dual)	

[1] K. Kwok, *et al.*, JSSC 2005 [2] A. Mazzanti, *et al.*, JSSC 2008

- 0.5V駆動LSIの実現に向けて、クロックジッタの問題を明らかにした。
- リング型よりもLC型の方が低電圧・低電力動作に有利であることを示した。
- Dual-Conduction構成のClass-C VCOを新規提案した。
- 従来の低電圧VCOの1/10の消費電力で動作した。0.2V電源電圧までの動作が可能であった。
- 通信用のみならず、クロック発生においてもLC型のVCOが今後益々重要となる。