

# High speed and low power ADC design with dynamic analog circuits

#### Akira Matsuzawa

#### **Tokyo Institute of Technology**



# Outline

- Overview of high speed CMOS ADCs
- ENOB and FoM of Flash ADCs
- Mismatch compensation and noise of dynamic comparators
- Summary



ΓΠΚ

TIECH Pursuing Excellence

ΓΟΚΥ

3

# **Overview of high speed CMOS ADCs**



#### Demands for high speed and low power ADCs

**FOKYO FIECH** PursuingExcellence

Millimeter wave transceivers, optical or wire line communication systems, high speed data storage systems need high speed ADCs.

For example

Millimeter wave transceiver

5-6bit 3GSps -- 10GSps converters P<sub>d</sub> <30mW--50mW



#### **Recent published high speed CMOS ADCs**

5

cellence

• Freq. Flash: 4GS/s, Interleaving: 24GS/s

- •FoM: 8pJ 400fJ 50fJ (1GHz, 2mW)
- ·Area: 4.4mm<sup>2</sup> ~ 0.02mm<sup>2</sup> (Single) Table 1

			, arearing
(5bit	and	6bit	only)

ΓΠΚΥΓ

No.	Res.	Fs (GS/s)	Pd (mW)	FoM (pJ)	Area (mm <sup>2</sup> )	Tech. (nm)	Architecture	Feature	Publish
1	6	4.0	182.0	1.30	0.20	130	Flash	Ref CAL.	ESSCIRC 03
2	6	4.0	990.0	7.73	4.40	130	Flash		VLSI 04
3	5	4.2	180.0	2.80	0.16	130	Flash	Averaging	CICC 2007
4	6	3.5	98.0	0.90	0.15	90	Flash	Averaging	VLSI 07
5	6	1.3	32.0	0.80	0.09	130	2b-SAR	2b	ISSCC 08
6	5	1.8	2.2	0.05	0.02	90	1b_Fold+Flash	R-CAL	ISSCC 08
7	6	24.0	1200.0	2.00	16.00	90	SAR	160x Interleaving	ISSCC 08
8	6	0.8	12.0	0.40	0.13	65	Flash	Ref CAL.	VLSI 08
9	6	5.0	320.0	1.82	0.30	65	Flash	Averasing	VLSI 08
10	6	10.3	1600.0	4.85	?	90	Pipeline	10x Interleaving	VLSI 08
11	5	1.8	7.6	0.15	0.03	90	Flash	R-CAL	VLSI 08
12	6	2.0	170.0	3.80	0.20	130	Flash	Load-CAL	A-SSCC 08
13	6	1.2	75.0	2.17	0.43	130	Flash	Averaging	A-SSCC 08



## **Conversion speed and power**



### FoM vs. Area

Occupied area should be reduced to lower the FoM.

We must pay much attention to the occupied area.



 $E_c \propto C \propto Area$ 

ΓΟΚΥΟ

**Pursuing Excellence** 



8

# **ENOB** and **FoM** of Flash ADCs



#### Flash ADC architecture

- Expecting highest speed
- Comparator determines the ADC performance



Pursuing Excellence

ΓΟΚΥΟ

# **Degradation of ENOB**





10

# **FoM of Flash ADC**

FoM of flash ADC is determined by energy consumption of unit comparator and the degradation of effective bit.

Reduction of consumed energy and increase of ENOB are very important

$$FoM = \frac{P_d}{f_s \times 2^{ENOB}} \approx \frac{E_c \cdot f_s \cdot 2^N}{f_s \times 2^{N-\Delta ENOB}} = E_c \cdot 2^{\Delta ENOB}$$
$$E_c = CV_{DD}^2$$

 $E_c$  is basically proportional to the capacitance



ΓΠΚ

#### Tradeoff: mismatch and energy consumption

. ----

& Okada Lab.

There is a serious tradeoff between mismatch of transistor and gate area.

Larger transistor is required to reduce mismatch voltage and results in increase of gate area and consumed power.



TIECH suina Excellence

ΤΟΚ

13

# Mismatch compensation and noise of dynamic comparators



# **Conventional comparator**

A conventional comparator flows static current.

It is not suitable for ultimate low power ADCs.

Also, analog offset cancelling technique can't be used in dynamic comparators.



Static current flows Limited power reduction This offset cancelling technique Can't be used in dynamic comparators



14

# **Direction of comparator circuits**

Dynamic comparators use the fast voltage falls depended on input voltage difference and consumes no static power, however afraid of large mismatch voltage.



V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. van der Plas, and J. Craninckx, "An 820uW 9b 40MS/s Noise Tolerant Dynamic-SAR ADC in 90nm Digital CMOS," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.238-239, Feb. 2008.

**Double-tail latch comparator** 



M. van Elzakker, Ed van Tujil, P. Geraedts, D. Schinkel, E. Klumperink, B.Nauta, "A 1.9uW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.244-245, Feb. 2008.



#### **Mismatch compensation method**

TOKYO TIEL

The mismatch can be compensated by capacitance and current.



# Memory for mismatch compensation

Pursuing Excellence

Matsuzawa & Okada Lab. 17

There are two memory types for mismatch compensation.

**Digital memory type** 

Pros. No need of refresh

**Cons. Limited resolution** 



Analog memory type

**Pros. High resolution** 

**Cons. Needs refresh** 

# **Digital memory type**

**FOKYO TIECH** PursuingExcellence

18





2009.10.21

Y. Asada, Tokyo Tech.

# Analog memory type

We developed analog memory type mismatch compensation, by using charge pump circuits.





Pursuing Excellence

ΓΠΚ

# Effect of analog mismatch compensation

20

& Okada Lab.

TEFE Pursuing Excellence We can reduce the mismatch voltage form 14mV to 1.7mV at sigma. Calibration ON Calibration OFF Measured result 40 Min/Max : -3.9/+2.9 mV  $V_{\text{offset}}(\sigma) = 1.69 \text{ mV}$ 20 Voffset [mV] 0 -20  $V_{\text{offset}}(\sigma) = 13.7 \text{ mV}$ Min/Max : -38.4/+32.8 mV -40 16 32 48 64 0 10 20 30 **Comparator Number Probability** [%] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-

Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008.

# Area comparison

21

ΤΟΚΥΟ ΤΕΕΗ

**Pursuing Excellence** Capacitor array type looks smaller. Analog memory type (Charge pump) 90nm CMOS **30µm 90**µm unic **Strage Capacitor & Charge Pump** Comprator **120µm** Digital memory type (Resistor ladder) **30**µm 30µm **25**µm 1 5µm - i 1 Decorder Comprator **Register 4b** MUX **85µm** Digital memory type (Capacitor array) 10µm 30um **25**µm 有田 5µm Ш Comprator CAP **Register 4b** Arrav 65µm latsuzawa & Okada Lab.

# Noise in comparator

22



# **Deducing noise equation**

23



# **Deduced noise equation**

$$\delta V_{in}^{2} = \frac{4kTV_{eff}^{2}}{\alpha^{2}C_{L}V_{DD}^{2}} \left(\alpha\gamma \frac{V_{DD}}{V_{eff}} + 1\right) \approx \frac{4kTV_{eff}}{\alpha C_{L}V_{DD}}$$

1) Sampling noise

$$\delta_{t_d}^2 = \frac{kTC_L}{I_D^2}$$

2) Transistor noise

$$\delta_{t_d}^2 = \frac{kTC_L \alpha \gamma V_{DD}}{I_D^2 V_{eff}}$$

Input referred input voltage fluctuation

**Delay fluctuation by noises** 

$$\delta_{t_d}^2 = \frac{kTC_L}{I_{ds}^2} \left( \alpha \gamma \frac{V_{dd}}{V_{eff}} + 1 \right)$$

 $I_{ds} \propto V_{eff}^{\alpha}$ ,  $1 < \alpha < 2$ 

& Okada Lab.

ΓΠΚΥΓ

24

 $\gamma$  : noise factor

$$\frac{\delta_{t_d}}{t_d} = \frac{\delta_{I_D}}{I_D} = \frac{V_{in}g_m}{I_D} \qquad \therefore V_{in} = \frac{\delta_{t_d}}{t_d}\frac{I_D}{g_m} \qquad \because t_d = \frac{C_L V_{DD}}{2I_D}$$
$$\delta V_{in}^2 = \left(\frac{V_{eff}}{\alpha}\frac{\delta_{td}}{t_d}\right)^2 = \left(\frac{V_{eff}}{\alpha t_d}\right)^2 \frac{kTC_L}{I_{ds}^2} \left(\gamma \frac{V_{dd}}{V_{eff}} + 1\right) = \frac{4kTV_{eff}^2}{\alpha^2 C_L V_{dd}^2} \left(\alpha \gamma \frac{V_{dd}}{V_{eff}} + 1\right)$$

0

# Match with noise simulation

The deduced equation has a good match with simulation.

Increase of node capacitances and decrease of effective gate voltage are required to reduce comparator noise.



25

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence

### **Comparison of comparators**



#### Conventional

M. van Elzakker, Ed van Tujil, P. Geraedts, D. Schinkel, E. Klumperink, B.Nauta, "A 1.9uW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.244-245, Feb. 2008. Single clock

#### NMOS+PMOS Double gm

26

ΤΟΚΥΟ ΤΙΞΕΗ

**Pursuing Excellence** 



M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs," A-SSCC, Nov. 2008.



# Noise reduction of comparator

Proposed double-tail latch comparator can reduce noise down to 1/3.

 $V_{DD}$  = 1.0 V, *F*c = 4 GHz, Transient-Noise simulations. (Offset calibration is not used.)



27

ГПК

& Okada Lab.

#### **Required capacitance and consumed Energy**

& Okada Lab.

28

Node capacitances should be increased to realize higher ADC resolution. This results in increase of consumed energy of comparator.

Flash ADC: Ec determines the minimum FoM

SAR ADC: Ec will not be neglected for higher resolution ADC

 $1.10^{5}$  $V_{DD} = 1V, V_{eff} = 0.2V$ 2fF & 4fJ @8bit  $1.10^{4}$ 40fF & 80fJ @10bit 0.6pF & 1pJ @12bit  $\cdot \cdot 10^{3}$ 10pF & 20pJ @14bit  $C_{L}(fF), E_{c}(fJ)$ 100 10 0.1 7 8 9 10 11 12 13 14 **Resolution** (bit)

# Summary

- Many high seed ADCs have been developed to realize several Gbps communication systems, however FoMs spread widely.
- The FoM has a strong relationship with occupied area.
- To reduce FoM of flash ADC, transistor size and occupied area should be reduced as much as possible.
- The ENOB is mainly determined by offset mismatch and noise of comparator.
- A dynamic comparator is suitable for ultimate low power ADCs.
- Mismatch compensation techniques are vital for use of small MOS transistor and the capacitor array type looks reasonable.
- Noise equation of the double-tail latched comparator has been deduced and node capacitances should be increased to realize higher ADC resolution. However this increases energy consumption.



29

# References of Table 1 (1/2)

 [1] H. Okada, Y. Hashimoto, K. Sakata, T. Tsukada, and K. Ishibashi, "Offset Calibrating *PursuingExcellence* Comparator Array for 1.2V, 6-bit, 4-Gsample/s Flash ADCs using 0.13um generic CMOS Technology," in Proc. ESSCIRC, pp. 711-714, 2003.

30

ΤΟΚΥΟ ΤΕΓΗ

Okada Lab.

- [2] C. Paulus, H-M. Bluthgen, M. Low, E. Sicheneder, N. Bruls, A. Courtois, M. Tiebout, and R. Thewes, "A 4GS/s 6b Flash ADC in 0.13um CMOS," in Dig. Symp. VLSI Circuits, pp. 420-423, June, 2004.
- [3] Y-Z. Lin, Y-T. Liu, and S-J Chang, "A 5-bit 4.2-GS/s Flash ADC in 0.13um CMOS," in Proc. CICC, pp.213-216, Sep. 2007.
- [4] Deguchi, K. Suwa, N. Ito, M. Kumamoto, and T. Miki, "A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90nm CMOS," in Dig. Symp. VLSI Circuits, pp.64-65, June, 2007.
- [5] Z. Cao, S. Yan, and Y. Li, "A 32mW 1.25GS/s 6b 2b-step SAR ADC in 0.13um CMOS," ISSCC Dig. Tech. papers, pp. 542-543, Feb. 2008.
- [6] B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq, and G. Van der Plas, "A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS," ISSCC Dig. Tech. papers, pp. 252-253, Feb. 2008.
- [7] P. Schvan, J. Bach, C. Falt, P. Flemke, R. Gibbins, Y. Greshishchev, N. Ben-Hamida, D. Pollex, J. Sitch, S-C. Wang, J. Wolczanski, "A 24GS/s 6b ADC in 90nm CMOS," ISSCC, Dig. of Tech. Papers, pp.544-545, Feb. 2008.
- [8]C-Y. Chen, M. Le, K-Y. Kim, "A Low Power 6-bit Flash ADC with Reference Voltage and Common-Mode Calibration," in Dig. Symp. VLSI Circuits, pp.12-13, June, 2008.

#### References of Table 1 (2/2)

- [9] M. Choi, J. Lee, J. Lee, and H. Son, "A 6-bit 5 GSample/s Nyquist A/D Converter in 65nm CMOS," in Dig. Symp. VLSI Circuits, pp.16-17, June, 2008.
- [10] A. Nazemi, C Grace, L. Lewyn, B. Kobeissy, O. Agazzi, P. Voois, C. Abidin, G. Eaton, M. Karger, C. Marquez, S. Ramprasad, F. Bollo, V. A. Posse, S. Wang, G. Asmanis, "A 10.3GS/s 6bit (5.1ENOB at Nyquist) Time-Interleaved/Pipelined ADC Using Open-Loop Amplifiers and Digital Calibration in 90nm CMOS," in Dig. Symp. VLSI Circuits, pp.18-19, June, 2008.
- [11] B. Verbruggen, P. Wambacq, M. Kuijk, and G. Van der Plas, "A 7.6 mW 1.75 GS/s 5b Flash A/D converter in 90nm digital CMOS," in Dig. Symp. VLSI Circuits, pp.14-15, June, 2008.
- [12] Y-Z. Lin, C-W, Lin, and S-J. Chang, "A 2-GS/s 6-bit Flash ADC with Offset Calibration," in Proc. IEEE A-SSCC, pp. 385-388, Nov. 2008.
- [13] B-W. Chen, S-K. Hsien, C-S. Chiang, and K-C. Juang, "A 6-Bit, 1.2-GS/s ADC with Wideband THA in 0.13-um CMOS," in Proc. IEEE A-SSCC, pp. 381-384, Nov. 2008.



31

ΤΠΚ