<sup>1</sup> Pursuing Excellence

## Passive Device Characterization for 60-GHz CMOS Power Amplifiers

### Kenichi Okada, Kota Matsushita, Naoki Takayama, Shogo Ito, Ning Li, and Akira Matsuzawa

Tokyo Institute of Technology, Japan



2009/4/20

## Motivation



#### 60GHz unlicensed band



• 9GHz-BW around 60GHz

Several-Gbps wireless communication

Use of CMOS process

➡ Fab. cost is very important to generalize it. RF&BB mixed chip can be realized.

2009/4/20



## Our target



ΤΕΓΕ

60GHz 2.16GHz-full 4ch direct-conversion by CMOS Tr QPSK 3Gbps & 16QAM 6Gbps & 64QAM 9Gbps IEEE 802.15.3c conformance Dynamic power management: <300mW for RF front-end Matsuzawa 👔 & Okada Lab.

2009/4/20

## Circuit blocks of 60GHz transceiver



3





#### 60GHz LNA

### Down-Mixer



### 60GHz PA



**Up-Mixer** 



### 20GHz PLL



60GHz Tripler with quadrature output

## mmW CMOS circuit design

Matching is very important for mmw circuit design,
because (1) The wave length is very short,
(2) Tr's gain is very small, and
(3) Loss of TL is very large.

Matching blocks



Inductor@5GHz

Transmission line@60GHz

At 60GHz, every interconnects should be dealt with as a distributed component.

The accurate characterization is required.



## Overview of device characterization



#### Initial T.O.



#### Second T.O.

2009/4/20

#### Initial T.O. for Modeling

- Transistors (CS, CG with various layouts)
- Transmission line (various length & Z<sub>0</sub>)
- Branch & bend line
- Spiral inductor
- Balun
- Series capacitor
- Decoupling capacitor
- De-embedding patterns
- 1-stage amplifier for the model evaluation
- DC probe

Second T.O.

- Circuit building blocks
- Whole system



5

Pursuing Excellence

# Overview of characterization

- Transmission line
  - Branch & bend line
  - Decoupling capacitor
  - De-embedding patterns
  - 1-stage amplifier
  - DC probe
  - 4-stage power amplifier



## Dummy metal

To avoid random production of dummy metal, it is manually placed to keep good reproducibility.





ΤΟΚΥΟ ΤΕΓΗ

**Pursuing Excellence** 

Matsuzawa

## **Tile-base layout**

Each component is previously measured and modeled.<sup>Pursuing Excellence</sup> The same layout is utilized to maintain modeling accuracy.

8

ΤΟΚΥΟ ΤΙΕΓΗ



### Transmission line in CMOS chip



Slow-wave coplanar-waveguide is also utilized depending on a required characteristic impedance.

2009/4/20

K. Okada, Tokyo Tech



9

## **Cross-sectional structure**



10

Matsuzawa 👘 & Okada Lab.



# Modeling of transmission line



To meet measured  $\alpha$ ,  $\beta$ , Q and  $Z_0$ , substrate model is individually extracted for each structure.





1*Ce* 





 $400\mu m$  of transmission line has almost the same characteristics with that of  $200\mu m$ , which is a good proof of accurate modeling.



## Overview of characterization

- Transmission line
- Branch & bend line
  - Decoupling capacitor
  - De-embedding patterns
  - 1-stage amplifier
  - DC probe
  - 4-stage power amplifier



## Branch & bend modeling







ΓΠΚ

15

Pursuing Excellence

with 4 bending parts

with 200 $\mu$ m shunt TL

with  $300\mu m$  shunt TL

Each red-box part is characterized as a combination of optimized transmission lines.



2009/4/20



### Experimental results for T-junction / 17







## Overview of characterization

- Transmission line
- Branch & bend line
- Decoupling capacitor
  - De-embedding patterns
  - 1-stage amplifier
  - DC probe
  - 4-stage power amplifier



### MIM capacitor for de-coupling





Area efficiency is large, but the self-resonance freq. is low.



The regular layout of MIM cap. cannot be used at 60GHz.



19

### Interdigital MIM capacitor



Interdigital structure with the optimized finger length is utilized.

#### to DC-Pad



#### MIM cap. is modeled as a lowimpedance transmission line.

### to Matching block



ΤΟΚΥΟ

2009/4/20



K. Okada, Tokyo Tech

Matsuzawa 🙀 🙀

## Overview of characterization

- Transmission line
- Branch & bend line
- Decoupling capacitor
- De-embedding patterns
- 1-stage amplifier
  - DC probe
  - 4-stage power amplifier







K. Okada, Tokyo Tech

2009/4/20



Matsuzawa 👖 & Okada Lab.

K. Oka

## Other modeling issues

- De-embedding
- Transistor layout optimization
- Spiral inductor
- Balun
- RF Pad
- DC probe / bonding wire / bump / filler / PCB



ΤΠΚ

## In-house PDK



26

2009/4/20

## Overview of characterization

- Transmission line
- Branch & bend line
- Decoupling capacitor
- De-embedding patterns
- 1-stage amplifier
- DC probe
- 4-stage power amplifier



## PA design





K. Okada, Tokyo Tech

Matsuzawa & Okada Lab.

28

Pursuing Excellence

ΤΟΚ

Vgs3

Vds2

## Chip micrograph

#### 60GHz CMOS PA



0.85mm

29

**DTECH** PursuingExcellence

ΓΟΚΥΟ

OUT

#### 1.5mm

surface ground plane

CMOS 65nm process



2009/4/20

### Measurement results



30

ΤΟΚΥΟ ΤΙΕΓΗ

### Measurement results



### *Power gain*: 16.4dB *P*<sub>1dB</sub>: 4.6dBm *P*<sub>DC</sub>: 122mW

31

Pursuing Excellence

ΓΟΚ

### Measurement summary

Pursuing Excellence

Reference	Technology	Freq. [GHz]	Gain [dB]	<i>Р</i> 1dВ [dBm]	PAE@ <i>P</i> <sup>1dB</sup> [%]	<i>Р</i> ъс [mW]	VDD [V]
[4] JSSCC 2007	90nm CMOS	61	5.2	6.4	7.4	21	1.5
[5] RFIC 2008	90nm CMOS	63	14	11	15	81	1.2
[6] ISSCC 2008	90nm CMOS	60	8.2	8.2	2.4	229	1.2
[7] ISSCC 2008	90nm CMOS	60	5.5	9	6	80	1
[8] ISSCC 2008	90nm CMOS	60	13.3	10.5	8	150	1
[9] ISSCC 2009	65nm CMOS	60	15.8	2.5	3.95	43.5	1
[10] ISSCC 2009	45nm CMOS	60	13.8	11	-	-	1.1
[11] MWCL 2009	90nm CMOS	60	30	10.3	6	178	1.8
This work	65nm CMOS	61.5	16.4	4.6	2.3	122	1.2

[4] T.Yao, *et al.*, JSSC 2007(Tronto Univ.) [5] T.L.Rocca, *et al.*, RFIC 2008 (UCLA) [6] T.Suzuki, *et al.*, ISSCC 2008 (Fujitsu) [7] D. Chowdhury, *et al.*, ISSCC 2008 (UCB) [8] M. Tanomura, *et al.*, ISSCC 2008 (NEC)

[9] W.L. Chan, et al., ISSCC 2009 (Delft Univ.) [10] K. Raczkowski, et al., ISSCC 2009 (KU Leuven&IMEC)

[11] J.-L.Kuo, *et al.*, MWCL 2009 (NTU) 2009/4/20



## Summary & Conclusion

In this presentation, I presented a modeling approach to design a 60GHz CMOS amplifiers.

1. Design issue of TL on CMOS chips is different from that of compound semiconductors.

e.g., dummy metal, lossy substrate, large conductive loss, etc

- 2. Branch modeling
- 3. Distributed modeling of de-couple MIM cap.
- 4. Evaluation using a 1-stage amplifier

By the proposed modeling method, 60GHz power amplifier can be successfully realized.



This work is partially supported by MIC, STARC, and VDEC in collaboration with Cadence Design Systems, Inc., and Agilent Technologies Japan, Ltd.

Special thanks to Dr. Joshin, Dr. Hirose, Dr. Suzuki, Dr. Sato, and Dr. Kawano of FUJITSU Lab., Ltd. for their fruitful discussion.

