

#### A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique

Masaya Miyahara and Akira Matsuzawa

Tokyo Institute of Technology, Japan



- Motivation
- Design Concept
- Proposed Comparator
- Measurement Results
- Conclusions

#### Motivation

## Comparator performance is important in comparator based ADCs.



Comparator offset ⇒Low linearity, Low SNDR

#### Influence of the offset voltage

ENOB is deteriorated by the offset voltage.



#### **Conventional Offset Cancellation**

- Using pre-amplifiers with offset cancellation techniques
  - High voltage gain, wide bandwidth amplifier is needed
  - Consume static power
- Digital calibration techniques [2]
  - Dynamic circuit, no static power
  - Accuracy is limited by the resolution of calibration DAC
  - Calibration is executed before operation

We propose the zero static power dynamic offset cancellation technique.

[2] G. Van der Plas, et al., ISSCC 2006.

- Motivation
- Design Concept
- Proposed Comparator
- Measurement Results
- Conclusions

#### **Double-tail Latched Comparator**



M.Miyahara, A-SSCC 2008.

#### **Offset voltage contribution**

Each stage's contribution to the offset voltage obtained from Monte-Carlo simulation.



- 90nm CMOS process
- W/L = 1  $\mu$ m / 0.1  $\mu$ m

• 
$$V_{\rm DD} = 1.0 \ {\rm V}$$

#### **Offset voltage contribution**

Each stage's contribution to the offset voltage obtained from Monte-Carlo simulation.



Mismatch of the 1st stage
transistors becomes dominant

•The most of the offset voltage of the 1st stage is input transistor's threshold voltages ( $V_T$ )

 Input common mode voltage (overdrive voltage of the input transistors) should be kept low

## **Design Concept**

- The V<sub>T</sub> mismatch of the input transistors must be canceled.
- The overdrive voltage of the input transistors should be decided without being affected by the input common mode voltage.
- An offset cancellation circuit must be realized without static current for low power operation.

- Motivation
- Design Concept
- Proposed Comparator
- Measurement Results
- Conclusions

#### **Proposed Comparator**

![](_page_11_Figure_1.jpeg)

• The 1st stage is modified to cancel the mismatch voltage.

 $C_{c+}$ ,  $C_{c-}$ : Offset canceling capacitor  $V_b$ : Bias voltage to set the overdrive voltage of M1' and M2' MR1, MR2 : Switches to reset  $C_{c+}$  and

#### **Proposed Comparator Behavior**

![](_page_12_Figure_1.jpeg)

## Simulation Results : V<sub>cm\_i</sub> Variation

Proposed comparator can suppress increase of offset voltage caused by  $V_{cm}$  variation.

![](_page_13_Figure_2.jpeg)

- 90nm CMOS process
- $V_{\rm DD} = 1.0 \ {\rm V}$
- V<sub>b</sub> = 0.1 V
- $f_{c} = 500 \text{ MHz}$
- All transistor channel length is minimized.
- Each transistor channel width is optimized for fast latching.

#### Simulation Results : V<sub>b</sub> Variation

The bias voltage  $V_{\rm b}$  had better to be set low. However, too much small overdrive voltage causes a deterioration of the latch speed.

![](_page_14_Figure_2.jpeg)

90nm CMOS process

• 
$$V_{\rm DD} = 1.0 \ {\rm V}$$

$$V_{\rm cm_{i}} = 0.6 \, \rm V$$

- Motivation
- Design Concept
- Proposed Comparator
- Measurement Results
- Conclusions

### Layout

A prototype comparator has been realized in a 90 nm 9M1P CMOS technology with a chip area of 0.0354mm<sup>2</sup>. The core comparator size is only 152  $\mu$ m<sup>2</sup>.

![](_page_16_Figure_2.jpeg)

#### **Measurement System**

![](_page_17_Figure_1.jpeg)

![](_page_17_Figure_2.jpeg)

The offset voltage is the input voltage at the point that output changes from low to high.

#### **Measurement Results:** V<sub>b</sub> Variation

The offset voltage can be minimized in case of  $V_{\rm b}$ = 0.15 V.

![](_page_18_Figure_2.jpeg)

#### Measurement Results: $V_{cm_i}$ Variation

The offset voltage increases by only 0.4 mV when  $V_{\rm cm\ i}$  changes from 0.6 V to 0.9 V.

![](_page_19_Figure_2.jpeg)

The measured offset voltage is slightly higher than simulation result.
> Dummy metals affect to mismatch

#### **Performance Summary**

Technology	90nm, 1poly, 9metals CMOS
Active Area	5.6µm x 27µm (core comparator)
V <sub>offset</sub> (σ)	3.8 mV (ENOB = 5.6 bit @ 1Vp-p)
Supply Voltage	1.2 V
Power consumption	4.8mW @ 500 MHz *

\* Power consumption includes 64 comparators, I/O buffers and clock drivers. Simulated power consumption of the comparator is 68  $\mu$ W/GHz.

- Motivation
- Design Concept
- Proposed Comparator
- Measurement Results
- Conclusions

#### Conclusion

A low offset voltage dynamic latched comparator using a zero-static power dynamic offset cancellation technique is proposed.

#### ☺ Features

- The proposed comparator consumes no static power.
- Measured results show the input offset voltage is improved from 12.8 mV to 3.8 mV by using proposed technique.
- The offset voltage of the comparator does not change by increasing the input common mode voltage.

# Thank you for your interest!

Masaya Miyahara, masaya@ssc.pe.titech.ac.jp