

A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC

Yusuke Asada^{*1}, Kei Yoshihara Tatsuya Urano, Masaya Miyahara and Akira Matsuzawa

Tokyo Institute of Technology, Japan

va *1: moved to Advantest Corp.

- 1. Motivation
- 2. Conventional issues
- 3. Proposed circuit
- 4. Experimental results
- 5. Conclusions


1. Motivation

- 2. Conventional issues
- 3. Proposed circuit
- 4. Experimental results
- 5. Conclusions

Motivation

- 6~7 bit, around 1GS/s ADCs have many applications.
 - Disk drive front-ends
 - Ultra wideband receivers
- Ultra low power ADC IP cores are needed for portable applications and Green IT regulation.
- Conventional ADC has difficulty adjusting to deep submicron technology.
 - Increasing VT mismatch
 - Lowering supply voltage
 - Degradation of intrinsic gain of MOS FET


ADC architectures



6~7bit, around 1GS/s operation Flash → Poor power efficiency SAR → Extremely high speed CLK (6GHz~) Subranging → Good balance

- 1. Motivation
- 2. Conventional issues
- 3. Proposed circuit
- 4. Experimental results
- 5. Conclusions

Issue of reference voltage generation




Resistor ladder + SW MUX:

- Static power consumption in resistor ladder
- Resistance should be low for fast settling.

➔ Trade-off between power consumption and settling time.

Power consumption for offset cancellation




Preamplifier + Comparator :

- The preamplifier consumes a static power
- Gain is degraded in deep submicron device
- Offset cancelation of the preamplifier is needed.
- → Cascade amplifier have disadvantage in power and area.


- 1. Motivation
- 2. Conventional issues
- 3. Proposed circuit
- 4. Experimental results
- 5. Conclusions

Proposed system



- System Configuration
- Redundancy encoding
 - → Correct conversion error of coarse ADC
- Fine block Interleaving
 - → Reduce conversion cycle from 2 to 1.
- **Proposed fine block (CDAC + Fine ADC)**
 - → Reduce power in Fine ADC & Reference Voltage Gen.

Detail of proposed circuit




- 1. Capacitive DAC (C-DAC)
- 2. Gate-weighted interpolation (GWI)
- **3. Digital offset calibration**

→ Fine block consumes no static power.

R ladder + SW MUX

Preamplifer

1. C-DAC




- Operating as S/H circuit
- No static power consumption (360µW@1GHz)
- Smaller C_u realize faster settling time

 $(t_{DAC}=3.4 r_{on}C_U < 80 ps @ r_{ON} = 1 k\Omega, C_U = 15 fF)$ Disadvantage :C_P causes gain error.


→ Interpolation comparator overcomes the disadvantage.

Conversion mechanism of interpolation¹³



- No reference voltage is required for each comparator.
- comparator threshold is NOT sensitive to CDAC gain error


2. Gate-weighted interpolation



Advantage : Power consumption increases very little. Disadvantage : Interpolation error because of non-linear characteristic of MOS FET.

 \rightarrow Interpolation error is only less than 0.3%.

3. Digital calibration




- Low power operation (63 fJ/conv.)
- Input noise is improved (σ =0.7mV_{RMS})

Disadvantage: Latch speed is slightly slowed down.


→ However, comparator can operate precisely over 2GHz.

Monte Carlo simulation



Offset variation is reduced from $9mV_{RMS}$ to $0.9mV_{RMS}$.

Comparator layout




Proposed comparator achieves low power, high accuracy and small area at the same time.

- 1. Motivation
- 2. Conventional issues
- 3. Proposed circuit
- 4. Experimental results
- 5. Conclusions

Chip photo & Layout


 6 bit ADC has been realized in a 90 nm 10M1P CMOS technology with a chip area of 0.13mm²



DNL, INL


VDD=1.2V, after Calibration

 \bullet




SNDR, SFDR vs. f_s

V_{DD} =1.2V, f_{IN} =50MHz



SNDR,SFDR vs. f_{IN}



Performance summary

Proposed circuits has realized the best power efficiency.

	[1]	[2]	[3]	[4]	[6]	This Work
Resolution(bit)	6	6	6	6	6	6
fs(GS/s)	0.8	1.2	0.7	1.25	1	0.7
SNDR(DC/Nyq.)	35/32	34/33	31/30	34/28	35/33	35/34
Pd (mW)	12	75	24	32	30	7
Active area(mm ²)	0.13	0.43	0.052	0.09	0.18	0.13
FoM(pJ)	0.44	2.17	1.31	1.22	0.8	0.25
CMOS Tech.(nm)	65	130	130	130	90	90
Architecture	Flash	Flash	Pipeline	2b-SAR	Subrange	Subrange

[1] C-Y. Chen, VLSI Circuits 2008.
[2] B-W. Chen, A-SSCC 2008.
[3] F. C. Hsieh, A-SSCC 2008.
[4] Z. Cao, ISSCC 2008.
[6] Y. C. Lien, A-SSCC 2008.

- 1. Motivation
- 2. Conventional issues
- 3. Proposed circuit
- 4. Experimental results
- 5. Conclusions

Conclusions

- We have proposed ultra low power subranging ADC, which is suitable for deep sub-micron technology.
 - DTL comparator with digital calibration
 - Good power efficiency(63fJ/conv.)
 - Low offset variation (0.9mV_{RMS})
 - CDACs and gate-weighted interpolation
 - Good power efficiency(CDAC:360 μ W@1GHz)
 - Fast settling time (< 80ps)
 - Without any reference voltage for sub-scale
- Proposed circuit has good power efficiency for high speed operation. (FoM 250fJ/conv.)

Thank you for your interest!