

Akira Matsuzawa

Department of Physical Electronics Tokyo Institute of Technology

2008.07.03



Contents

2 TOKYOTIECH Pursuing Excellence

- Introduction
- RF-CMOS SoC for FM/AM tuner
- DRP: Digital RF Processing SoC
- mm-wave SoC
- Conclusion

E-mail: <u>matsu@ssc.pe.titech.ac.jp</u> URL: http://www.ssc.pe.titech.ac.jp/



Why CMOS?

TOKYO TIECH PursuingExcellence

3

- Low cost
 - Must be biggest motivation
 - CMOS is 30-40% lower than Bi-CMOS
- High level system integration
 - CMOS is one or two generation advanced
 - CMOS can realize full system integration
- Stable supplyment and multi-foundries
 - Fabs for SiGe-BiCMOS are very limited.
 → Slow price decrease and limited product capability
- Easy to use
 - Universities and start-up companies can use CMOS with low usage fee, but SiGe is difficult to use such programs.





0.1

2015



0

1995

2000

A. Matsuzawa, Titech

2010

2005

Year

Cost up issue by analog parts

Cost of mixed A/D LSI will increase when using deep sub-micron device, due to the increase of cost of non-scalable analog parts.

Large analog may be unacceptable. Some analog circuits should be replaced by digital circuits



Akira Matsuzawa, "RF-SoC- Expectations and Required Conditions," IEEE Tran. On Microwave Theory and Techniques, Vol. 50, No. 1, pp. 245-253, Jan. 2002



5

ΤΟΚΥΟΤΕΕΗ

Pursuing Excellence

Technology trend in RF CMOS LSI

Analog centric RF CMOS will be replaced by digital centric RF CMOS.





5.4.7: Die micrograph.

M. Zargari (Atheros), et al., ISSCC 2004, pp.96

Discrete-time Bluetooth 0.13um, 1.5V, 2.4GHz



jure 15.1.7: Die micrograph of the single-chip Bluetooth transceiver.

K. Muhammad (TI), et al., ISSCC2004, pp.268



6

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence

Technology trend in RF-CMOS LSI

Analog-centric RF CMOS will be replaced by digital-centric RF CMOS. High performance, low cost, stable and robust circuits, no or less external components, no adjustment points, and high testability are the keys. DSP and ADC will play important role.

ΓΟΚΥΟ

Pursuing Excellence





RF-CMOS SoC for FM/AM tuner

Courtesy Niigata-Seimitsu Co., Ltd.



Current AM/ FM tuner system

Current AM/FM tuner uses 3 ICs and large # of external components. Furthermore 12 adjustment points are needed.

Large # of products, but not expensive product. More efforts for the cost reduction are still needed.





Bipolar IC = 1 (RF) CMOS IC = 2 (PLL, RDS) External Components=187 AM/FM Tuner for home use

12 adjustment points



9

ΤΟΚΥΟΤΙΕΕΙ

Pursuing Excellence

2008.07.03

Block diagram of current FM/AM tuner

Large # of external components. They should be integrated on a chip.





10

ΤΟΚΥΟ ΤΙΞΕΗ

Pursuing Excellence

External parts used in existing IC

Large # of external components are needed to analog signal processing.

External Parts	Blocks to be used	
System	FM: Single conversion super heterodyne. IF=10.7MHz AM: Single or Double conversion super heterodyne IF=450KHz or 10.7MHz + 450KHz	
Resistor	AGC, bias, LPF for PLL	
Semi-fixed and Variable resistor	RSSI level alignment, volume control	
Ceramic capacitor Small value capacitor	RF bypass, coupling, de-coupling	
Electrolytic capacitor	AGC smoother, power-ground decoupling	
Inductor	RF tuning, local oscillator, IF transformer, FM detector	
Variable capacitance	RF tuning, Local oscillator	
Analog filter	Noise canceller, LPF	
Ceramic filter	FM and AM IF BPF for channel filter	
Xtal Osc. element	System clock, Reference for PLL synthesizer	
Total number of external parts	Home tuner and radio cassette tuner : around 165pcs Car tuner : 80 to 130pcs	



11

ΤΟΚΥΟ ΤΕΕΙ

Pursuina Excellence



2008.07.03

1st trial by CMOS technology 13 ΤΟΚΥΟ ΤΙΕΓΗ **Pursuing Excellence** 1st trial to realize AM/FM tuner by CMOS technology, many external components should be reduced. Can be integrated on a chip FM inter-stage De-coupling FM IFT and RSSI Tunig L and varactor Capacitors Demod ∇T Ceramic filters Level Ceramic resonator for Stereo decoder and LPF for/PLL FM Antenna FM IF LIMITER FM **STEREO** SW LEFT FM FM ≻ Tunig L and varactor LNA **BPF** DEMOD DECODER MIX ≻ RIGHT LOCAL RDS OSC (FM) FREQUENCY DECODER + vcc **SYNTHESIZER** LOCAL SERIAL OSC (AM) **LO** inductor INTERFACE and Varactor AM IFA AM AM AM AM IF Xtal LNA MIX **BPF** DEMOD LPF for Element Synthesizer for Synthe. AM Bar Antenna Ceramic filter De-coupling and Varactor \leq AGC smoothing Caps for amplifier Capacitor



Result of analog-centric CMOS tuner

Characteristics is affected by process variation easily.

Element mismatch causes DC offset, noise, distortion, and low filter performance. The reduction of # of external components is not attractive for users.



External components 187→ 69



14

ΤΟΚΥΟ ΤΙΕΓΙ

Pursuing Excellence

15 TOKYOTIECH PursuingExcellence

1st trial was analog-centric CMOS tuner technology.

Circuits have been replaced by CMOS, however still use analog technology. Thus it had many issues and many external components were still needed.

Parts	Methods for on-chip	Problems
AM/FM IF BPF	1. Low IF(a few hundred KHz) 2.Gm-C BPF with auto alignment, SCF	 poor selectivity(-45dB), 2. SCF Switch noise Center frequency shift by DC offset Poor image rejection ratio (25 to 35dB)
FM Demodulator	Pulse count FM detector	Poor THD (0.5%)
Stereo Decoder	Multi-vibrator VCO, SCF filter	Large variation of free-run frequency Still need external LPF for PLL
RSSI Level adj.	Signal detector with DC compensation	Can't cover all process corner
Varactor	MOS varactor	Too much sharp C-V curve, distorted signal
AGC smoother	Time division charge and discharge	Needs large capacitor for low audio frequency
Capacitors	Stages Direct connection, use small value coupling capacitor	High impedance required, Difficult for low frequency





2008.07.03

Advanced CMOS tuner

Digital-centric CMOS tuner has been developed.



2008.07.03



17

ΤΟΚΥΟ ΤΕΓΗ

Pursuing Excellence

Digital-centric CMOS tuner

One-chip CMOS tuner has been successfully developed. It can attain high tuner performance and can reduce the # of external components. Furthermore it can realize no adjustment points.



Full CMOS one-chip solution

of external components are 11

No adjustment points

Sensitivity: FM: 9dBuV, AM: 16dBuV Selectivity: FM/AM >65dB SNR: FM: 63dB, AM: 53dB Stereo sep: 55dB Image ratio: FM: 65dB, AM: Infinity Distortion: FM: 0.09%, AM=0.25%



18

Pursuina Excellence

ΤΟΚΥΟ

Digital-centric CMOS tuner technology

19 TOKYOTIECH PursuingExcellence





Demodulation of AM/FM signal

AM/ FM signals can be demodulated by simple arithmetic operations

20

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence

 $[1+S(t)] \cdot \exp(j\omega_c t) \times \exp(-j\omega_c t) = 1 + S(t)$ 1) AM demodulation Received Demodulated Х signal signal ω_{c} $R(t)\exp\left(\Delta j\omega t + jK_d\int m(\tau)d\tau\right)$ 2) FM demodulation Q $\Delta \omega$: Frequency offset $\frac{d\theta}{dt}$ R(t): Amplitude variation R(t) $m(\tau)$: Baseband signal to be re cov ered θ $\theta = \Delta \omega t + K_d \int m(\tau) d\tau$ $\frac{d\omega}{dt} = \Delta \omega + K_d m(t)$ m(t) can be demodulated Matsuzawa & Okada Lab.

Stereo decoder

TOKYO TIECH Pursuing Excellence

21

Te stereo signal can be reconstructed by numerical PLL, mixer, and filter.





Image rejection in low IF receiver

22

Pursuing Excellence

Image signal can be rejected by using I/Q mixer and phase shift.



2008.07.03

Required gain and phase mismatch 23

0.1 deg and 0.01% are needed for IRR of 60dB





Image rejection ΤΟΚΥΟ ΤΕCΗ **Pursuing Excellence** The dummy image signal is generated by IMO and the controller controls signal delay and amplitude on Q path to minimize the I/Q imbalance. VGA LNA **MIXER ADC**

24





DRP: Digital RF Processing

Courtesy Dr. R. B. Staszewski, TI



DRP approach for transceivers 26 ΤΟΚΥΟ ΤΕΕΗ Pursuing Excellence DRP Discrete Time Processo RX in RX front end Digital Discrete BB digital Time amplitude Processo control **Digital Filtering** TX out L.0. & Control All Digital PLL TX data PPA

- Minimize analog and RF circuitry
 - Self-calibrate remaining analog (with dedicated processor)
 - Relax passive requirements as much as possible
- Digital approach speeds debug and development
- Self-test and calibration made possible
- Production yield dominated by silicon defect density



DRP approach for transceivers 27 ΤΟΚΥΟ ΤΙΕΓΙ Pursuing Excellence DRP Discrete Time Processo RX in RX front end Digital Discrete BB A/D digital Time amplitude Processo control **Digital Filtering** TX out L.0. & Control All Digital PLL TX data PPA

Move functions to domains of CMOS-process strengths

- Operate in fine time resolution, avoid fine voltage resolution
- Inductor area could be equal to ~100K gates (use digital!)
- Use switched cap techniques excellent matching in DSM CMOS (not sensitive to process variations)
- Logic and switched cap circuits can work well at low voltage



DRP Architecture

TOKYO TIECH PursuingExcellence

& Okada Lab.

28



Issues of conventional PLL

Performance of conventional PLL will degrade along with technology scaling. Functions is not sufficient for future systems.



- Many analog functions = multiple noise sources
- Varactors in VCO are sensitive (high tuning factor, i.e. KVCO)
- Loop filter may be large, leaky capacitors (for open loop "freeze"), variances in passives...
- Hard to calibrate
- Lock times can be long (>100µsec)



29

ΤΟΚΥΟ ΤΕΕΗ

All-Digital PLL



References [2], [3] - R. Bogdan Staszewski et al.



30

Digitally-controlled oscillator

Pros: Small effect to AM/PM conversion and noise on control voltage. Cons: Extremely small capacitor L.T 1fF is needed.



2008.07.03

A. Matsuzawa, Titech



31

ΤΟΚΥΟ ΤΕΓΗ

Proposed DCO

TOKYO TIECH Pursuing Excellence

32

We proposed distributed DCO to realize fine frequency tuning with conventional capacitors



Win Chaivipas, Takeshi Ito, Takashi Kurashina, Kenichi Okada, and Akira Matsuzawa "Fine and Wide Frequency Tuning Digital Controlled Oscillators Utilizing Capacitance Position Sensitivity in Distributed Resonators" A-SSCC, 16-1, pp 424-427, korea, jeju, Nov, 2007





Over 100x capacitance to frequency sensitivity has been observed.





TDC: Time-to-Digital Converter

Issue: more small delay will be required.

- Quantized phase detector with resolution of about 20 ps
- DCO clock passes through the inverter chain
- Delayed outputs are sampled by FREF





34

ΤΟΚΥΟ ΤΙΞΕΙ

Pursuing Excellence

Digital polar modulation

35

ΤΟΚΥΟ ΤΕCΗ

Pursuing Excellence

Amplitude modulation has been realized by RF-DAC.

PA consists of DAC.



PA using DAC

36

64 small PAs are controlled by digital BB signal.





TOKYO TIECH PursuingExcellence

37





サンプリングミキサー 38 ΤΟΚΥΟ ΤΕΓΗ **Pursuing Excellence**

標本化回路はそれ自体ミキサー作用を持つが、容量アレーを用いて演算を行うことにより フィルター特性を持たせることができる。(離散時間信号処理のRF応用) スイッチと容量という準受動回路で実現できるので、微細化に向いており、低電力である。



(JSSC Vol.39, No.12, pp. 2278-2291, Dec. 2004)



2008.07.03

1st Sinc Filter

39 TOKYOTIECH Pursuing Excellence

LOクロックN回の移動平均

$$w_i = \sum_{l=0}^{N-1} u_{i-l}$$

ui: i番目にサンプリングされた電荷

wi: Nクロックの間に蓄積された電荷

$$w_{i} = \sum_{l=0}^{N-1} u_{i-l}$$

$$\rightarrow W(Z) = \frac{1 - Z^{-N}}{1 - Z^{-1}} U(Z)$$

$$\rightarrow \left| F_{1stSinc}(\omega) \right| = \frac{\left| sin\left(N\pi \frac{f}{f_{s}} \right) \right|}{sin\left(\pi \frac{f}{f_{s}} \right)} \right|$$



A. Matsuzawa, Titech

1st IIR Filter

TOKYO TIECH PursuingExcellence

40



フィルター特性の可変化 41 ΤΟΚΥΟ ΤΙΕΓΗ **Pursuing Excellence**

容量比や平均化回数などを変えることによりフィルター特性を可変にできる





Sampling mixer vs. switch mixer

42

TELH

ΤΟΚΥΟ

Pursuing Excellence Switch mixer has almost same frequency characteristics as sampling⁴ mixer. $\mathbf{V}_{\mathsf{out}}$ LO Can't use, because of large aliases 6 Voltage sampling $\mathbf{V}_{sig^{(}}$ C· 2f_s 4f_s Freq. 0 f_s 3fs This is a sampling mixer. LO **Current integration** $\mathbf{V}_{\mathbf{out}}$ Can use and sampling TA $\mathbf{V}_{\mathtt{sig}^{(}}$ V to I Almost 0 f 3f 4f_c Freq $2f_s$ same **Double balanced** +V_{out} Can use Switch mixer TA +V_{sig} $\overline{0}$ $^{\perp}$ -V_{out} ÷ 00 -V_{sig} f_s $2f_s$ 3f_s 0 4f_s Freq. ΤÀ 00 LO --Matsuzawa A. Matsuzawa, Titech 2008.07.03 Okada Lab.

Passive SCF filter vs. CT filter

Passive SCF filter looks less attractive, so far.





43

ΤΟΚΥΟ ΤΕΕΙ

Pursuing Excellence

Conclusion

- Analog-centric CMOS technology will go away
 - No attractive performance and affected by PVT fluctuation seriously.
 - Cost increase for further technology scaling
 - Still need large # of external components and adjusting points

• Digital-centric CMOS technology must be right way

- High performance and very robust against PVT fluctuations
- Further performance increase and cost reduction are expected by using more scaled technology
- No or less external components and no adjustment points
- Digital-RF technology sounds interesting, however not matured yet.
 - Performance is not attractive





mm-wave SoCs



60GHz ミリ波CMOSレシーバー1 46

90nm CMOSを用いて60GHzのレシーバーを実現





60GHz ミリ波CMOSレシーバー 2 47

PursuingExcellence

0.13um CMOSを用いても60GHzのレシーバーが実現できる

S. Emami, C. H. Doan, A. M. Niknejad, R. W. Broderson, "A Highly Integrated 60GHz CMOS Front-End Receiver," IEEE ISSCC 20007, Dig. of Tech. Papers, pp.180-191, Feb. 2007.







ミリ波フェーズドアレーシステム 49 ΤΟΚΥΟ ΤΙΕΓΗ **Pursuing Excellence**

ミリ波では波長が数mmになるので、チップ上にアンテナを集積することが可能

給電位相の変化により電子的にビームフォーミング可能

オンチップ上に4つのアンテナを配置



A. Natarajan, et. al., IEEE, Journal of Solid-State Circuits, Vol. 40, No. 12, pp. 2502-2514, Dec. 2005. A. Natarajan, et. al., IEEE, Journal of Solid-State Circuits, Vol. 41, No. 12, pp. 2807-2819, Dec. 2006.



ビームフォーミング

ビームフォーミングは信号強度を上げ、伝送レートを速くするためにも有効



Fig. 21. Comparison of theoretical and measured array pattern with two elements and with four elements active.



50

TOKYO TECH

Pursuing Excellence



77GHzのミリ波トランシーバ:オンチップアンテナとレンズを集積



51

ΤΟΚΥΟ ΤΕΕΗ

Pursuing Excellence

A. Babakhani, X. Guan, A. Komijani, A. Natarajan, A. Hajimiri

On-Chip Dipole Antennas in Silicon

A 77GHz 4-Element Phased Array Receiver with

California Institute of Technology, Pasadena, CA

10.1

IEEE ISSCC 2006, Dig. Technical Papers, pp.180-181.



性能

52 TOKYOTIECH PursuingExcellence

レンズを用いることにより10数dBの感度アップ



2008.07.03



近接磁気結合

53 TOKYOTIECH Pursuing Excellence



N. Miura, et. al., IEEE, JSC, Vol. 41, No. 1, pp. 23-34, Jan. 2006.







スタックされたLSI間の高速データ通信に有効である。

Data rate: 1Gbps/ch Energy consumption:140fJ/b





(Si0nmi)

Ó

CORDER TO A

100

No. 10

PRM



A. Matsuzawa, Titech

マイクロ電力システム

56 TOKYOTIECH Pursuing Excellence

チップ上に電力供給システムを構築する動きが始まった。低インダクタでも周波数が高ければ効率は高い。





Matsuzawa & Okada Lab.

A. Matsuzawa, Titech

まとめ

TOKYO TIECH Pursuing Excellence

58

RFCMOSの動向

.

- インダクタをなるべく使用しない方向
 - · 広帯域化
 - ・ 省面積化 低コスト化
- デジタルPAが出現
 - · D/A変換技術をRF信号の発生に利用

- サンプリングミキサー

- スイッチと容量という準受動素子でMixerとFilterを実現
- 離散時間信号処理技術がRFにも適用可能に
- ミリ波SoCが出現
 - 130nm~90nmCMOSで60GHzが可能に
 - ・ オンチップアンテナ
 - · 位相差給電方式
 - 可変ビームフォーミング
 - ・ オンチップレンズ

- インダクタの応用が活発化

- ・近接データ伝送
- · 近接電力供給
- ・オンチップDC/DC

2008.07.03





- CMOSを用い、殆どのワイアレスシステムをワンチップに集積するRF-SoCの 開発が進行している
 - 大量品においてはRF-SoCがコスト的にも有利との見方
- アナログ技術中心のRF-CMOSからデジタル技術中心のRF-CMOSに技術が 転換し、成功を収めつつある
 - アナログ技術中心:PVT、ミスマッチに弱く、性能、量産性ともに課題
 - デジタル技術中心:ばらつきに強く性能、量産性ともにクリアー 外部部品や調整箇所が少なく、コストも安い
- RF回路にデジタル技術を適用するデジタルRF技術の開発が進められている
 アイデアはおもしろいが、性能は今一歩、さらなる技術開発が必要
- ミリ波用途のRF-CMOS開発が台頭し、電磁波的回路のチップ集積が可能となり、新たな技術領域を拓きつつある



59

ΤΟΚΥΟΤΕΕΗ

Pursuina Excellence