

# Technology Trend of ADCs

**Akira Matsuzawa**

**Department of Physical Electronics  
Tokyo Institute of Technology**

2008.04.25

VLSI-DAT A. Matsuzawa



# Contents



2

**TOKYO TECH**  
*Pursuing Excellence*

- **Issues of pipeline ADCs**
- **Revolution of SA ADCs**
- **Fight back of pipelined ADCs**
- **What determines FoM**
- **Summary**

# Mega-technology trend of ADCs

Major conversion scheme is now changing from pipeline to SA




# Issues of pipeline ADCs


## (current major ADC architecture)

# Pipeline ADC

Folding I/O characteristics makes higher resolution along with pipeline stages.



Transfer characteristics



# 1.5-bit/stage Pipeline ADC

Amplification at each stage reduces the input referred thermal noise.



1.5b/stage architecture reduces the requirement for the comparator offset drastically.

Lewis et al., JSSC '92

Ginetti et al., JSSC '92

Amplifiers determine ADC performance  
Comparators don't affect the performance.

Transfer characteristics



$$V_o = \begin{cases} \left(1 + \frac{C_s}{C_f}\right) V_i + \frac{C_i}{C_f} V_{ref} & \text{if } V_i < -\frac{V_{ref}}{4} \\ \left(1 + \frac{C_s}{C_f}\right) V_i & \text{if } -\frac{V_{ref}}{4} \leq V_i \leq \frac{V_{ref}}{4} \\ \left(1 + \frac{C_s}{C_f}\right) V_i - \frac{C_i}{C_f} V_{ref} & \text{if } V_i > \frac{V_{ref}}{4} \end{cases}$$

Unit conversion stage  
for 1.5-bit/stage pipeline ADC

# Issues of pipeline ADCs

Major issues of pipeline ADCs are caused by OpAmp.

$$G_{DC} (dB) > 6N + 10$$

$$10b : 70dB$$



$$12b : 82dB$$

Sub-100nm CMOS

$$G_{DC} \approx \left( \frac{V_A}{V_{eff}} \right)^n \approx \left( \frac{1}{0.15} \right)^n \approx 16dB \times n$$


$$n < 5$$

$$G_{DC} < 80dB$$



# Performance model for pipeline ADC

We have developed the performance model for pipeline ADC that can treat technology scaling.



$$GBW_{close} = \frac{g_m}{2\pi C_L} \beta > \frac{N}{3} f_c$$

$$\beta = \frac{C_f}{C_f + C_s + C_{pi}}$$

$$C_L = C_{po} + C_{oL} + \frac{C_f(C_s + C_{pi})}{C_f + C_s + C_{pi}}$$

$$C_{oL} = \frac{C_s + C_f}{2} \quad C_o = C_s = C_f = C_{oL}$$

- $g_m$  : Transconductance of input stage
- $C_s, C_f$  : Signal capacitance for feedback loop
- $C_{pi}, C_{po}$  : input & output parasitic capacitance
- $C_{oL}$  : Load capacitance
- $R_L$  : Output resistance
- $\omega_{p2}$  : Second pole of OpAmp

$$GBW_{close} = \frac{g_m}{2\pi C_o} \frac{1}{\left(2 + \frac{C_{pi}}{C_o}\right) \left(1 + \frac{C_{po}}{C_o}\right) + \left(1 + \frac{C_{pi}}{C_o}\right)}$$

$$= \frac{I_{ds}}{\pi C_o V_{eff}} \frac{1}{\left(2 + \frac{\alpha_{pi} I_{ds}}{C_o}\right) \left(1 + \frac{\alpha_{po} I_{ds}}{C_o}\right) + \left(1 + \frac{\alpha_{pi} I_{ds}}{C_o}\right)}$$

A. Matsuzawa, "Analog IC Technologies for Future Wireless Systems," IEICE, Tan on Electronics, Vol. E89-C, No.4, pp. 446-454, April, 2006.



# C<sub>p</sub> and C<sub>o</sub> for several design rules

C<sub>p</sub> will be reduced by technology scaling,  
however C<sub>o</sub> will be increased by operating voltage reduction.


$$W = \frac{2L}{\mu C_{ox} V_{eff}^2} I_{ds} \quad V_{eff} = 0.175V$$

$$C_o \geq 1.66 \times 10^{-19} \left( \frac{2^N}{V_{sig}} \right)^2$$


Single stage: m=2  
Double Stage: m=1

$$V_{sig} = 2(V_{dd} - 2 \cdot m \cdot V_{eff})$$

C<sub>p</sub>/I & W/I vs. design rule







C<sub>o</sub> vs. design rule m=2



# Performance summary

Scaled CMOS is effective for just low resolution ADC.  
Scaled CMOS is not effective for high resolution ADC.




# Speed and power

Conversion speed has saturated at 200 MHz  
Lower mW/MHz is needed for low power operation.

$$FoM = \frac{P_d}{f_c \times 2^{ENOB}}$$

600 fJ -- 200fJ/Conv-steps



# Revolution of SA ADCs


## (Low FoM ADC architecture)

# SA ADC


Successive Approximation ADC is free from OpAmp design issues and looks suitable for sub-100nm CMOS era.

Require only capacitors, switches, comparator, and logics.

No quiescent current → extremely low power



## Binary search algorithm





# Performance overview of SA ADCs

14

SA ADCs become dominant in every performance range.  
In particular FoM has rapidly lowered.

1/200 during past three years.


Courtesy Y. Kuramochi



# Recent SA ADC

SAR ADC must be one of the good solution for scaled analog technology.  
No OpAmp is needed.

No static power consumption.  
Higher signal swing and small capacitance









$$Q_{REF} = \sum_i 2^i C_U \cdot V_{DD}$$

J. Craninckx and G. Van der Plas,  
“A 65fJ/Conversion-Step 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS,”  
IEEE ISSCC 2007, Dig. of Tech. Papers, pp.246-247, Feb. 2007.

# Analog operation with capacitances

Capacitances can realize analog operation for SAR ADC.  
No static current is required and higher signal swing can be used.




$$Q = \frac{C_S}{2} \times V_{IN} - 128 \cdot C_U \times V_{DD} + 64 \cdot C_U \times V_{DD} \pm \dots$$



# Results

Amazing small FoM=65fJ/conv.-steps has been attained.



8bit, 0.3mW at 20MHz


J. Craninckx and G. Van der Plas,  
“A 65fJ/Conversion-Step 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS,”  
IEEE ISSCC 2007, Dig. of Tech. Papers, pp.246-247, Feb. 2007.

ISSCC06 Paper #	Arch.	Fs [MS/s]	ENOB	P [mW]	FoM [fJ]	FoM includes		
						Ref.	Clock	Dec.
3.1	CTΔΣ	40	12	50	300	-	Yes	Yes
3.4	ΔΣ	4.4	12.6	13.8	500	-	No	No
12.1	PL	100	9.4	39	570	-	-	-
12.3	Subr.	50	10.4	30	440	-	-	-
12.4	PL-CBSC	7.9	8.7	2.5	760	-	-	-
12.5	SAR	0.1	10.5	0.025	170	No	No	-
12.7	PL	50	9.2	15	510	-	-	-
31.1	Flash	1250	3.7	2.5	160	-	-	-
31.5	SAR	300	5.3	2.65	220	No	Yes	-
<b>This work</b>	<b>CS-SAR</b>	<b>20</b>	<b>7.8</b>	<b>0.29</b>	<b>65</b>	<b>Yes</b>	<b>Yes</b>	-

# High resolution and high speed SA ADC

18

To increase the resolution, a pre-amplifier is located in front of a comparator



M. Hesener, A. Hanneberg, D. Herbison, F. Kuttner, and H. Wenske, "A 14b 40MS/s Redundant DAR ADC with 480MHz Clock in 0.13um," IEEE ISSCC 2007, Dig. of Tech. Papers, pp.248-249, Feb. 2007.

# Results


High conversion rate of 40MS/s and low power of 66mW have been attained

High ENOB of 13.5bit has been attained **FoM=140fJ/conv-steps**

0.13um CMOS

Supply voltage	1.5V
Input range	±0.9V diff.
Sample frequency	40MHz
Internal clock frequency	480MHz
Analog power	49mW
Digital power	17mW
Total power	66mW

THD & SNDR vs. Signal Frequency




# World lowest FoM ADC

Extremely low FoM of 4.4fJ/conv-steps. SA ADC has been realized

M. van Elzakker, Ed van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, B.Nauta, "A 1.9uW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.244-245, Feb. 2008.


## Simple SA architecture



## Multi-step charging can reduce energy more

$$E_{diss} = n \cdot \frac{1}{2} \cdot C_{eq} \cdot \left( \frac{V_b}{n} \right)^2 = \frac{1}{n \cdot 2} \cdot C_{eq} \cdot V_b^2$$

## Multi-step charging (Adiabatic charging)



# Summary of performance

21


**Extremely low FoM has been attained!!**

	Average	Standard deviation
SNR (dB)	55.6	0.58
THD (dB)	-61.1	1.95
DNL (LSB)	0.49	0.06
INL (LSB)	2.24	0.18
SNDR (dB)	54.4	0.47
ENOB (bit)	8.75	0.08
$E_{\text{conversion}}$ (pJ/conversion)	1.9	
Figure Of Merit (fJ / conversion-step)	4.42	0.24

# Comparison with state-of-the-art ADCs

22

Low FoM <100fJ/conv.-steps ADCs become major.  
4.4fJ/conv.-steps is the world lowest !!




# Massively parallel high speed SA ADC

P. Schvan, et. al., "A 24GS/s 6b ADC in 90nm CMOS," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.544-545, Feb. 2008.

160 6b SA ADCs realize 24GS/s conversion

# of ADCs = 16 × 10 = 160    One ADC: 150MS/s




# Summary of performance and comparison

24

## Packaged ADC performance

Resolution	6 bits
Conversion rate	0.1 - 24GS/s
Input range	1.2V <sub>p-p</sub> diff.
ENOB average cal / cal each freq	4.2/4.8, F <sub>in</sub> = 8GHz 3.5/4.1, F <sub>in</sub> = 12GHz
SFDR	40dB @ 8GHz 35dB @ 12GHz
Power	1.2W @ 1V and 2.5V
ADC core	4 x 4 mm <sup>2</sup>
Process	90nm CMOS

However FoM is about 3pJ/conv. (Large)






# Fight back of pipeline ADCs

# Optimization of OpAmp in Pipeline ADC

26

90nm CMOS, near sub-threshold operation, and SC level-shift have realized 10bit 80MHz ADC with 0.8V operation and small power of 6.5mW



FoM=200fJ/conv.-step

M. Yoshioka, M. Kudo, T. Mori, and S. Tsukamoto  
“A 0.8V 10b 80MS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing,” ISSCC, Dig. Tech. paper, pp. 452-453, 2007.

Figure 25.1.2: Schematic of two-stage amplifier.


# Results

27

Excellent FoM has been attained in spite of pipeline ADC.

**FoM=200fJ/conv.-step    0.08mW/MHz**

Technology	1P10M 90nm CMOS with MIM Capacitors	
Resolution	10bit	
Conversion Rate	80MS/s	
Active Area	1.18mm x 0.54mm	
Input Range	1.2Vp-p Differential	
Supply Voltage	0.8V	1.2V
SNDR	55.0dB @2MHz	56.9dB @2MHz
	51.4dB @41MHz	55.6dB @41MHz
Total Power Consumption	6.5mW	13.3mW
INL	< 1.0LSB	< 0.5LSB
DNL	< 0.8LSB	< 0.4LSB





# Process improvement of MOS transistor

No pocket transistor with low threshold voltage transistor offers  
low on-resistance for switches

M. Boulemnakher, E. Andre, J. Roux, F. Paillardet, "A 1.2V 4.5mW 10b, 100MS/s Pipeline ADC in a 65nm CMOS," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.250-251, Feb. 2008.



$L_{min} (HPA) = 0.14\mu m$



# Optimization of MOS transistor

No-pocket MOS transistor can increase output resistance and results in increasing the DC gain.

DC-gain versus length (L)



# Summary of performance

30

This pipeline ADC has attained excellent low FoM compared with SA ADC

<b>Resolution</b>	<b>10 bit</b>
<b>Sampling speed</b>	<b>100MS/s</b>
<b>Input range</b>	<b>1.0Vppd</b>
<b>Power Consumption</b>	<b>4.5mW</b>
<b>SNDR</b>	<b>59dB</b>
<b>DNL</b>	<b>+/-0.1 LSB</b>
<b>INL</b>	<b>+/-0.2 LSB</b>
<b>Active area</b>	<b>0.07mm<sup>2</sup></b>
<b>Technology</b>	<b>ST CMOS 65nm</b>

**FoM= 62fJ/conv.-step**

<b>Tech (nm)</b>	<b>VDD (V)</b>	<b>Fs (MHz)</b>	<b>Power (mW)</b>	<b>SNDR (dB)</b>	<b>FOM (pj/step)</b>	<b>References</b>
130	1.2	120	90	57.1	1.25	B.Hemes ISSCC-2004
90	1.2	12	3.3	52.6	0.76	R.Wang ISSCC-2005
90	1.2	100	35	56.9	0.6	G.Geelen ISSCC-2006
90	1.0	100	33	55.3	0.69	K.Honda JSSCC-2007
90	0.8	80	6.5	55	0.17	M.Yoshioka ISSCC-2007
65	1.2	100	4.5	59	0.062	This work

**Our original work**


# What determines FoM

**OpAmp based design vs. comparator based design**

# OpAmp based vs. comparator based


## Pipelined ADC

Opamp base



## SA ADC



Comparator base





# Noise of OpAmp

## Amplification phase



$$v_{no}^2 = \int_0^\infty \frac{i_n^2}{(g_m\beta)^2 + (\omega C_L)^2} df = \frac{\gamma \cdot n \cdot kT}{\beta C_L}$$

$$+ \frac{kT}{C_f}$$

$$v_{no}^2 = \frac{\gamma \cdot n \cdot kT}{\beta C_L} + \frac{kT}{C_f} \quad C_f = C_s = C_o$$

n=2: Cascode  
n=3: Folded Cascode

$$V_0: \quad v_{no}^2 \approx \frac{kT}{C}$$

$$\beta \rightarrow \beta$$

$$V_1: \quad v_{n1}^2 = \frac{\gamma \cdot n \cdot kT}{\beta C_L} + \frac{kT}{C}$$

$$C_L \rightarrow \frac{C_L}{2}$$

$$v_{ni}^2 = 2 \cdot v_{ni-1}^2$$

$$V_2: \quad v_{n2}^2 = 2v_{n1}^2$$

$$v_{nt}^2 = \frac{kT}{C_o} + \sum_{i=1}^{N-1} \left(\frac{1}{2^2}\right)^i \cdot v_i^2 = \frac{kT}{C_o} + \sum_{i=1}^{N-1} \frac{2^i}{2^{2i}} \cdot v_1^2 \approx 2 \frac{kT}{C_o} + \frac{\gamma n kT}{\beta C_L}$$

# FoM calculation

34

OpAmp consumes power, however operating frequency is just  $f_c$  and total power is only 2.5x of 1<sup>st</sup> OpAmp.

$$v_{nt}^2 = 2 \frac{kT}{C_o} + \frac{\gamma n kT}{\beta C_L} \approx \left( 2 + \frac{\gamma n}{\beta} \right) \frac{kT}{C_o}$$

$$V_{qn}^2 = \frac{1}{3} \left( \frac{q}{2} \right)^2 = \frac{1}{3} \left( \frac{V_{dd} - 2V_{eff}}{2^N} \right)^2 \quad \text{if } V_{nt}^2 = V_{qn}^2 \quad \left( 2 + \frac{\gamma n}{\beta} \right) \frac{kT}{C_o} < V_{qn}^2$$

$$C_o > \left( 2 + \frac{\gamma n}{\beta} \right) \frac{kT}{V_{qn}^2}$$

$$f_{close} > \frac{Nf_c}{3} \therefore \frac{g_m \beta}{2\pi C_L} > \frac{Nf_c}{3} \therefore g_m > Nf_c \frac{2\pi}{3\beta} C_o \quad g_m \approx \frac{2I_{ds}}{V_{eff}}, \quad I_{ds} > Nf_c \frac{2\pi}{3\beta} \frac{V_{eff}}{2} C_o$$

$$P_d \approx 2.5 \times (2 \times 2 \times I_{ds} \times V_{dd}) = 10 I_{ds} V_{dd}$$

$$FoM = \frac{P_d}{f_c \times 2^{N-0.5}}$$

# Estimated FoM for pipeline ADCs

35

We are reaching the theoretical limit of FoM

$$V_{dd} = 1.0(V)$$

$$V_{eff} = 0.15(V)$$

$$kT = 4.1 \times 10^{-21}$$

$$\gamma = 2$$

$$n = 2$$

$$\beta = \frac{1}{3}$$

$$f_c = 100MHz$$

## Recent ADC

$$V_{dd} = 1.2(V)$$

$$V_{pp} = 1.0V$$

$$f_c = 100MHz$$

$$C_o = 0.4pF$$

$$P_d = 4.5mW$$

$$SNDR = 59dB$$

$$FoM = 62fJ$$


Analog portion only

Resolution	10	12	14
$C_o(pF)$	0.37	6.0	95
$I_{dd}(mA)$	1.75	33.6	628
$P_d(mW)$	1.75	33.6	628
FoM(fJ)	24	116	542

M. Boulemlakher, E. Andre, J. Roux, F. Paillardet,  
"A 1.2V 4.5mW 10b, 100MS/s Pipeline ADC in a  
65nm CMOS," IEEE ISSCC 2008, Dig. of Tech.  
Papers, pp.250-251, Feb. 2008.


# SA ADC

SA ADC needs high speed switches, comparators, and logics.




# Comparators

Dynamic comparators are widely used for not only SA ADCs but also Flash ADCs




Dynamic comparators use the fast voltage fall depended on input voltage difference



V. Giannini, P. Nuzzo, V. Chironi, A. Baschiroto, G. van der Plas, and J. Craninckx, "An 820uW 9b 40MS/s Noise Tolerant Dynamic-SAR ADC in 90nm Digital CMOS," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.238-239, Feb. 2008.

M. van Elzakker, Ed van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, B.Nauta, "A 1.9uW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.244-245, Feb. 2008.







# Issue of comparator for SA ADCs

A comparator has noise and this results in conversion error.

V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. van der Plas, and J. Craninckx, "An 820uW 9b 40MS/s Noise Tolerant Dynamic-SAR ADC in 90nm Digital CMOS," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.238-239, Feb. 2008.


5b Charge Redistribution (CR) SAR ADC



# Comparator noise and ENOB



40

Low comparator noise is required for SA ADC



$\sigma_V < 0.25LSB$  : - 1bit deg rade

$\sigma_V < 0.15LSB$  : - 0.5bit deg rade



V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. van der Plas, and J. Craninckx, "An 820uW 9b 40MS/s Noise Tolerant Dynamic-SAR ADC in 90nm Digital CMOS," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.238-239, Feb. 2008.

# Expected FoMs for comparators

41

FoM due to comparator is not negligibly small. Operating frequency is  $(N+2)f_c$  and power increases with N. Recent SA ADCs are reaching the limit.

$$p_d = 2(N + 2)f_c C_L V_{dd}^2$$

$$FoM = \frac{p_d}{f_c \times 2^{N-0.5}}$$

$$C_L > 4 \times 10^{-20} \times 2^{2N}$$

$$f_c = 100 \text{MS/s}$$

$$\gamma = 1, V_{dd} = 1.0 \text{V}, V_{eff} = 0.2 \text{V}$$


M. van Elzakker, Ed van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, B.Nauta, "A 1.9uW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," IEEE ISSCC 2008, Dig. of Tech. Papers, pp.244-245, Feb. 2008.

Resolution	10	12	14
$C_L$ (fF)	42	670	11000
$P_d$ (mW)	0.1	1.9	34
FoM(fJ)	1.4	6.5	30




# Redundant architecture

Combination of Large and small comparators and one redundant conversion increase ADC performance without serious FoM degradation.



- Comparators are sized so that  $\sigma_{HN} \sim 1/6 \text{ LSB}$  and  $\sigma_{LN} \sim 1/12 \text{ LSB}$
- Good ENOB improvement with Noise Tolerant correction

Monte Carlo on 9b CS-SAR



# Technology trend of ADCs

## SA ADCs become major, but....

Architecture	Flash	Two-step parallel	Pipeline	SA
Period	78---88---	88 --- 95--	95-- 1x--	06--
Technology	Bipolar/CMOS	Bi-CMOS, CMOS	CMOS	CMOS
Parallel/Serial	Parallel	Two-step, Semi-parallel	Serial (Pipeline)	Serial
Base	Comparator	Comparator	Amplifier	Comparator
Gain	No	No (Yes Interpolation)	Yes	No
Sampling	No	Yes	Yes	Yes
Accuracy	Transistor mismatch	Comparator mismatch Comparator noise Settling	Capacitor mismatch	Capacitor mismatch
			Amplifier gain	Comparator noise
			OpAmp noise	
			Settling	
Speed	Device fT	Reference+Switch Comparator+Logic	OpAmp GBW Switch	Comparator+Logic Switch
Design technique	Interpolation Averaging Folding Dynamic comparator	Redundancy Interpolation Averaging Gain boost Dynamic comparator	Redundancy (1.5b) Gain boost OpAmp sharing Calibration	Serial Capacitor Dynamic comparator Interleaving Calibration

# Summary

44

**TOKYO TECH**  
Pursuing Excellence

- **Pipelined ADCs, current major ADC architecture are now facing serious issues;**
  - Low OpAmp gain
  - Low voltage operation → larger capacitance
  - Scaled device is not suitable for higher resolution
- **SA ADCs becomes attractive and looks suitable for scaled CMOS**
  - Extremely Low FoM
  - Simple; needs only capacitors, switches, comparators, and logics.
  - Free from OpAmp issues
- **Pipelined ADCs have fight backed**
  - Same FoM as SA ADC, owing to process improvement
- **What determines FoM and which is better.**
  - Pipeline: OpAmp    SA ADC: Comparator
  - SA is better in FoM, however the difference is not large.
  - Attention to the sensitivity of comparator for SA ADC design