

# High speed ADCs: History and future

along with my life

**Akira Matsuzawa**

**Department of Physical Electronics  
Tokyo Institute of Technology**

2008.04.24

NTU A. Matsuzawa



# Contents

2

- **History of high speed ADCs along with my life**
- **Current issues and future of ADCs**
  - Issues of pipeline ADCs
  - Revolution of SA ADCs
  - Fight back of pipelined ADCs
  - What determines FoM
- **Summary**

# History of high speed ADCs along with my life

# Start to develop ADCs

4

**TOKYO TECH**  
Pursuing Excellence

I joined Matsushita electric in 1978 after graduate from MS of Tohoku Univ.

In 1979, I started to develop video-rate ADCs in Central research Lab.

In 1979, Panasonic released the monumental VTR that realized world first long play (2H → 6H) recording and became world top video supplier. **10B\$/year !!**

This product must be the treasure of analog technology .

Panasonic  
=Matsushita Electric



1979, in front of Central research Lab.



Panasonic VHS Video NV-6000, 1979



# Video ADC board at 1980


6

**TOKYO TECH**  
Pursuing Excellence

A video rate ADC is the serious bottle neck for the digital consumer products.

My mission was to develop ADCs of which cost and power are low enough for consumer use.


10bit 14.3MHz ADC **\$10,000, Pd=20W !!**



Analog Devices Inc.

# Development of ADCs for digital consumer products

I developed many ADCs to realize new digital consumer products




# Japan first video-rate 8b ADC

I succeeded to develop Japan first video-rate 8b ADC, in spite of my first work.

My first IC design      At 1981



Bipolar (3um)  
8b, 30MS/s, 0.7W





# World first monolithic Video-rate 10b ADC



Only way to realize 10b video-rate ADC was to use high precision bipolar and array of comparators → Flash ADC

This ADC contributed to

T. Takemoto and A. Matsuzawa,  
JSC, pp.1133-1138, 1982.

Bipolar (3μm)  
10b, 20MS/s, 2W  
\$ 800


Realization of world first HDTV  
world first digital TV studio





# Issue of flash ADC

Rapid increase of power dissipation  $P_d, Area \propto 2^N$

Tough requirement for mismatch, 0.1mV  $\rightarrow$  Low yield



2mV : 10bit



# 10b, 20MHz, Bi-CMOS ADC for HDTV receivers

11


**TOKYO TECH**  
Pursuing Excellence

We developed ADC suitable for commercial HDTV receivers.

Two step parallel with interpolation

A. Matsuzawa ISSCC 1990.

Bi-CMOS



Board for world first commercial HDTV receiver





# Invention of the interpolation method

Compare interpolated amplified signals by resistor ladder

Philips group is another inventor

Remarkable invention award in 1994

R. van der Grift, JSC, SC-22, 1987.




# Effect of the interpolation method

Equivalent  $V_q$  is  $G$  times larger  $\rightarrow$  relax mismatch


Effect of offset of amplifier to DNL can be reduced by  $m$ : # of interpolation

## High production yield

$$\sigma_{off}^2 = \left( \frac{\sigma_{diff}}{m} \right)^2 + \left( \frac{\sigma_{comp}}{G} \right)^2$$



(a) A/D変換動作




(b) A/D変換特性

# Ultra-high speed ADCs

14

**TOKYO TECH**  
Pursuing Excellence



**Ultra-high speed ADCs have been developed.**


**8b, 120MHz, (1984)**

M. Inoue and A. Matsuzawa, ISSCC 1984

JSC. SC-19, 1984

**World fastest 8b ADC**


**Contributed to the realization of HDTV camera and Digital oscilloscope**



**8b, 600MHz ADC (1991)**

**World fastest 8b ADC**

A. Matsuzawa, VLSI symposia 1991



A. Matsuzawa, ISSCC 1991

**6b, 1GHz ADC (1991)**

**World fastest in production  
(Dual Parallel method)**

**Contributed to Digital oscilloscope**

# Digital Oscilloscope

Ultra-high speed ADCs realized Digital Oscilloscopes.

Yokogawa Electric 8b 1GHz (1994)

**Panasonic: 10b 100MHz OSC (1986年)**

大口径/型CRT  
メニューキー  
波形処理機能  
トリガ位置調整  
トリガ信号源選択  
トリガレベル調整

INTEN, FOCUS, SCALE調整  
帯域制限(10 MHz)  
垂直拡大機能(x2, x5, x10)  
ピーク検出  
X-Y表示  
CH2極性反転  
DCオフセット/ベテスタクルランプ  
トリガ結合選択  
TVフィールド選択機能

**VP-5760A ¥1,490,000(税別)**

- ▶ 1GS/s — 8CH同時/4CH同時
- ▶ 周波数帯域 DC~500MHz
- ▶ 640×480ドット高分解能カラー表示
- ▶ データを呼び戻せるヒストリメモリ

**YOKOGAWA**

高速カラーデジタルオシロスコープ  
**DL5140**  
価格: 4CH ¥2,980,000 (税別)  
**DL5180**  
価格: 8CH ¥4,980,000 (税別)

DL5140 (4チャンネル) / DL5180 (8チャンネル)は、各チャンネルに1GS/sのA/D変換器を搭載し、周波数帯域もDC~500MHzの広帯域を実現しています。すべての電子回路の動作確認および誤動作チェックを確実にを行うために、各種機能に対応しています。特別な設定をしなくても常に120アキュイジション分の波形データを保持しているヒストリメモリは、異常現象を捕捉したと思ったら次のアキュイジションでは消えていたという状況を救います。

- 専用FETプローブ (900MHz, 別売)
- 3.5インチFDD標準装備
- 豊富なトリガ機能
- 内蔵プリンタ (オプション)



誕生  
高速カラーデジタル  
オシロスコープ

**Digital Oscilloscope DL5140/DL5180**  
(4チャンネル) (8チャンネル)

**10GHz / 4CH**  
サンプリングオシロスコープ  
**DL8100**  
価格: ¥2,800,000 (税別)

伝送信号の波形品位観測および素子の特性評価にお使いください。


**横河電機**

メジャント営業本部 〒163-05 東京都新宿区西新宿1-26-2 新保野村ビル22階 03-3349-1014  
■ 支社: 中部052-586-1666・関西06-368-7123・中国082-541-4488・A.19092-272-1731  
■ 支店: 北海道011-756-6288・青森022-265-5301・千葉0436-61-0751・豊田0565-33-1611  
札幌0762-21-0301・岡山086-221-1411・福岡078-21-0648・大A.19093-521-2234

計測器製品の技術的なお問い合わせは  
**OS** 0120-137046


# Ultra fast 10b 300MHz ADC

World fastest 10b ADC contributed to high speed optical communication for HDTV signals.



## Bipolar 10b 300MHz, 4W

H. Kimura and A. Matsuzawa, VLSI Symposia '92  
JSC, SC-28, 1993.






# Interpolated parallel scheme

Relax mismatch → use of high speed transistors


High speed and high accuracy flash ADCs

Parallel




並列型A/D変換方式

Interpolated parallel



補間並列型A/D変換方式

Amplified signal is applied



# R&D 100 Award in 1994


18

**TOKYO TECH**  
Pursuing Excellence



**Breakthrough in ultra fast signal processing**

**In Chicago**




# Digital Camera system

19

Digital camera system required ultra-low power ADCs


At that time, ADC consumed several 100 mW !!



# Development of low power CMOS ADC and DAC

Digital handy VCR needs CMOS ADCs and DACs

1991



CMOS 8b ADC


CMOS 8b 3ch DAC

# Early stage mixed signal CMOS LSI for CE

Success of CMOS ADC and DAC enabled low cost mixed signal CMOS LSI. This also enabled low cost and low power digital portable AV products.

1993 Model: Portable VCR with digital image stabilizing

A. Matsuzawa, "Low-Voltage and Low-Power Circuit Design for mixed Analog/Digital Systems in Portable Equipment," IEEE Journal of Solid-State Circuits, Vol.29, No.4, pp.470-480, 1994.




6b Video ADC    Digital Video filter

8b low speed ADC;DAC

8b CPU

System block diagram





# Sub-ranging ADCs

Multi-step conversion can reduce the # of comparators.  
As a result, small power and area.  
However, it needs high precision comparators.

10bits : Flash;  $2^N - 1 = 1023$

twostep;  $2 \left( 2^{\frac{N}{2}} - 1 \right) = 62$       N. Fukushima, ISSCC 1989

Slide gauge



# Chopper inverter comparator

23

CMOS has very large mismatch voltage and couldn't be used in ADC.


Offset cancel and signal sampling with simple circuit

This invention opened the door of CMOS ADCs

Pros: Simple, low power, small area, low voltage, and sample and hold action


Cons: large absolute offset, suffer the power supply noise, sensitive to  $V_{dd}$ .

A. Dingwall, JSC, SC-14, 1979



S1, S2:ON, S3:OFF; Signal sampling

S1, S2:OFF, S3:ONN; Offset cancel and amplify




$V_{in}=V_r$ : No change

$V_{in}>V_r$ :  $V_{out}$  goes down

# Two step parallel ADC

A two step parallel ADC needs signal sampling function.  
CMOS can realize it.

N. Fukushima, ISSCC 1989



Realizing simultaneous signal sampling

2 channel lower conversion units realize two times higher operation

Overlap scheme relaxes needed offset voltage for comparators




# Ultra low power CMOS 10b ADC


To realize the digital handy video camera, Ultra low power ADC was needed.  
We could develop world lowest power video-rate 10b, CMOS ADC.

CMOS 10b, 20MS/s, 30mW

K. Kusumoto, A. Matsuzawa  
ISSCC '93, JSC 1993.




@0.8umCMOS ADC




# Invention of capacitive interpolation

Simple circuits; switch, capacitors, and inverters


Amplify, offset cancel, interpolation, sampling



Relax mismatch  
Reduce # of inverters




回路状態1, INV1a, INV1b:増幅状態, INV2:バイアス状態




回路状態2, INV1a, INV1b:バイアス状態, INV2:増幅状態

# Interpolation method

Interpolation can generate accurate intermediate references which are between two references. Thus step sizes are almost equal, even though mismatch voltages are large.




K. Kusumoto and A. Matsuzawa  
JSC, pp. 1200-1206, 1993.



# Mixed signal tech. ; Digital read channel


Digital storage also needs high speed mixed signal technologies.

This system needs ultra-high speed and low power CMOS ADC



# Progress in ultra-high speed ADCs

High speed ADCs have reduced power and area down to be embedded.




## World fastest 6b ADC

6b, 1GHz ADC  
2W,  
1.5um Bipolar

A. Matsuzawa, SSCC 1991

## World fastest CMOS ADC

K. Sushihara and A. Matsuzawa, ISSCC 2000.



6b, 800MHz ADC  
400mW, 2mm<sup>2</sup>  
0.25umCMOS


## World lowest Pd HS ADC

K. Sushihara and A. Matsuzawa, ISSCC 2002.







Technology : 0.18um CMOS(3AL1P5)  
Area : 0.88mm X 0.34mm

7b, 400MHz ADC  
**50mW, 0.3mm<sup>2</sup>**  
0.18umCMOS



# CMOS comparators

There are many types of comparator circuits,  
However all need static current.




# Low power CMOS comparator

A CMOS comparator is low power because of no need of static current.

No static current  
Differential comparison  
Interpolation action  
High speed

T.B.Cho., et al., J.S.C., Vol.30,  
No.30, pp.166-172, Mar. 1995.



## Interpolation action

$$G_1 = K_p \left[ \frac{W_1}{L} (V_{in1+} - V_{th}) + \frac{W_2}{L} (V_{in2+} - V_{th}) \right]$$


$$G_2 = K_p \left[ \frac{W_1}{L} (V_{in1-} - V_{th}) + \frac{W_2}{L} (V_{in2-} - V_{th}) \right]$$

if  $W_1 : W_2 = \frac{m-n}{m} : \frac{n}{m}$

then,  $(m-n)V_{in1+} + nV_{in2+} = (m-n)V_{in1-} + nV_{in2-}$

# Dynamic comparator

No static current and can realize interpolation without current consume, resistive interpolation.







# 7b, 450MHz, 50mW CMOS ADC

33

A 7b, 450MHz, 50mW CMOS ADC has been developed for the mixed signal SoC

This power dissipation is about 1/10,  
compared with the conventional high speed ADCs.

K. Sushihara and A. Matsuzawa, ISSCC 2002.



Technology : 0.18 $\mu$ m CMOS(3AL,1PS)  
Area : 0.88mm X 0.34mm


# Mixed signal SoC for DVD RAM system

34

**TOKYO TECH**  
Pursuing Excellence

Digital read channel can realize high readability for weak signal from DVD RAM pickup.

World fastest and highly integrated mixed signal CMOS SoC



S. Goto... A. Matsuzawa, ISSCC 2001.  
JSC 2001.

0.18um- eDRAM

24M Tr  
16Mb DRAM

500MHz  
Mixed Signal


# Full DVD system integration in 0.13um tech.

35

Advanced mixed signal SoC has been successfully developed.

Okamoto, ..., A. Matsuzawa., ISSCC 2003, JSC 2003.

0.13um, Cu 6Layer, 24MTr




# Cost reduction in DVD Recorder

36

**TOKYO TECH**  
*Pursuing Excellence*

One-chip integration of hole DVD system has been realized. This makes circuit board simpler and contributes to the cost down, as well as performance up.

'2000 Model




'2003 Model




# Power and area reduction of video-rate 10b ADCs 37

Power and area of ADC have been reduced continuously.  
Currently, ADC can be embedded on a chip



### Power reduction



### Area reduction



# Power and area reduction of video-rate 10b ADCs 38




M. Hotta et al. IEICE 2006. June


# Developed mixed signal CMOS LSIs

**5G RF LAN**

12b 50MHz ADC 2ch  
12b 50MHz DAC 2ch




**Digital network**  
1394b (1GHz)



**AFE (Analog Front End)**


**AFE for Digital Camera**

12b 20MHz ADC+AGC






**AFE for ADLS**

12b 20MHz  
ADC+DAC



**2GHz RF CMOS**



# IEEE fellow

40

Elected IEEE fellow in 2002

