

A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs

Masaya Miyahara, Yusuke Asada,
Daehwa Paik and Akira Matsuzawa



Tokyo Institute of Technology, Japan

Outline

- **Motivation**
- **The Calibration Scheme**
- **Proposed Comparator**
- **Measurement Results**
- **Conclusions**

Motivation (I)

Comparator performance is important in comparator based ADCs.




Comparator offset
 \Rightarrow Low linearity
 \Rightarrow Low SNDR

Comparator noise
 \Rightarrow Low SNR


Motivation (II)

6bit Flash ADC



1bit down @ $V_{\text{offset}}(\sigma) = 1/4$ LSB


10bit SAR ADC



1bit down @ $V_n(\sigma) = 1/2$ LSB


Comparator Design Challenges

• Offset Voltage




- Transistor mismatch
- Parasitic capacitance

• Sensitivity



- Transistor Noise

• Speed & Power




- Circuit topology
- Transistor size

Outline

- Motivation
- **The Calibration Scheme**
- Proposed Comparator
- Measurement Results
- Conclusions

Design Concept




Pre-amplifiers are used to reduce to offset voltage. However...


- High DC gain ($> 10x$)
=> Difficult in deep sub-micron CMOS
- Wide bandwidth (> 1 GHz)
=> Large power consumption

Offset calibration techniques are more suitable in deep sub-micron CMOS design.

Conventional Offset Calibration



[2] G. Van del Plas et al. ISSCC 2006





$$V_{\text{offset}} \propto \frac{\Delta C_L}{\Delta I_{\text{ds}}}$$

Advantage: Dynamic circuit, no static power.

Drawbacks: Accuracy is limited by the resolution of C_{cal} .
Latch speed is slowed down.

Proposed Offset Calibration



$$V_{\text{offset}} \propto \frac{\Delta C_L}{\Delta I_{\text{ds}}}$$

Advantages: During the conversion mode, no static power.

Wide compensation range.

The resolution is variable by changing I_{cp} .



Drawback: Charge pump circuit must refresh C_H frequently.

Outline

- Motivation
- The Calibration Scheme
- **Proposed Comparator**
- Measurement Results
- Conclusions



Double-Tail Latched Comparator

The 2nd latch stage has to detect ΔV_{Di} in a very short time.




Proposed Comparator

Proposed comparator uses Di nodes voltage instead of CLK for 2nd stage latch timing.




Proposed Comparator Advantages ¹³



- High 2nd latch G_m ($\sim 2x$)
=> less noise from 2nd latch
- Wide area input transistor
=> less offset from 2nd latch
- Less clock driving
- Unaffected by clock skew


Proposed Comparator with Calibration¹⁴



- All transistor channel length is minimized.
- Each transistor channel width is optimized for fast latching.

Comparison : Offset Voltage

90 nm CMOS, 100 times Monte Carlo simulations.
Same size transistors are used in each comparators.



Conventional

$$V_{\text{offset}}(\sigma) = 21.5 \text{ mV}$$

Proposed (CAL OFF)

$$V_{\text{offset}}(\sigma) = 13.5 \text{ mV}$$

Proposed (CAL ON)



$$V_{\text{offset}}(\sigma) = 1.3 \text{ mV}$$

**Offset voltage
1/16**

Comparison : Noise

$V_{DD} = 1.0$ V, $F_c = 4$ GHz, Transient-Noise simulations.
(Offset calibration is not used.)

@ $V_{cm} = 0.6$ V




Outline

- Motivation
- The Calibration Scheme
- Proposed Comparator
- **Measurement Results**
- Conclusions


Layout

A prototype comparator has been realized in a 90 nm 10M1P CMOS technology with a chip area of 0.0348mm²


0.29 mm



Measurement System




Without CAL



CAL

With CAL




CAL

Measurement Results : Offset


$V_{DD}=1.0$ V, $F_C = 250$ MHz, $N=64$

— Calibration ON
- - - Calibration OFF



Measurement Results : Noise

$V_{DD}=1.0$ V, Offset Calibration is not used.



Performance Summary

Technology	90nm, 1poly, 10metals CMOS
Active Area	120μm x 290μm (64 comparators)
$V_{\text{offset}}(\sigma)$ CAL OFF/ON	13.7mV / 1.69mV
Input eq. noise $V_n(\sigma)$	0.7mV @ $F_c=600\text{MHz}$, $V_{\text{cm}}=0.5\text{V}$
Supply Voltage	1.0V
Power consumption	40 μW/GHz (20 fJ/conv.)

Outline

- Motivation
- The Calibration Scheme
- Proposed Comparator
- Measurement Results
- **Conclusions**

Conclusion

A low offset voltage, low noise dynamic latched comparator using a self-calibrating technique is proposed.

Features

- The new calibration technique does not require any amplifiers for the offset voltage cancellation and quiescent current.
- It achieves low offset voltage of 1.69 mV at 1 sigma, while 13.7 mV is measured without calibration.
- A low input noise of 0.6 mV at 1 sigma, three times lower than the conventional one.

**Thank you
for your interest!**

**Masaya Miyahara,
masaya@ssc.pe.titech.ac.jp**