

Numerical Analysis of Asymmetric Differential Inductors

Masaki Kanemaru, Daisuke Imanishi, Kenichi Okada, and Akira Matsuzawa

Tokyo Institute of Technology, Japan



TOKYD TIECH Pursuing Excellence

Background

Matrix-Decomposition Technique

Simulation & Measurement Results

Summary

Matsuzawa 🔒

2008/12/18

Background

Miniaturization of CMOS process Difficulty of characterize on-chip inductors Degradation of circuit performances

On-chip differential inductor Used for LC-VCO, differential LNA, Mixer.. Mismatch between left and right halves degrades circuit performances.







Symmetric inductor analysis

•3-port symmetric inductor analysis in various operation modes [1]
-Circuit parameters are extracted by numerical optimization
-Symmetry is assumed in the parameters

•Asymmetric properties are estimated from Y11 and Y22 [2]

-The difference is involved in only difference in shunt parasitic components



[1] K. Okada, *et al.*, EuMC, Oct. 2007, pp. 520– 523.



[2] Y. Aoki, et al., EuMC, Oct. 2007, pp. 339–342.



ΓΠΚ

2008/12/18



Physically reliable parameters can be extracted.
The mismatch can be accurately evaluated.

TDKYD TIECH PursuingExcellence

Background

Matrix-Decomposition Technique

Simulation & Measurement Results

Summary

2008/12/18



Overview



All ports have common voltages Y_c can be ignored Y_{sub} is calculated from Y_{meas} Y_c is calculated from Y_{meas} and Y_{sub} Z Z_{core} is derived from Y_c by converting matrix

& Okada Lab.



2008/12/18



M. Kanemaru, Tokyo Tech.

& Okada Lab.

TOKYO TIECH Pursuing Excellence

Background

Matrix-Decomposition Technique

Simulation & Measurement Results

Summary

2008/12/18





The inductance mismatch depends on the number of turns.

Odd ⇒Each loss is different⇒Mismatch Even ⇒Each loss is almost equal ⇒Mismatch

Matsuzawa & Okada Lab.

Simulation model



• Inductance mismatches are evaluated by the proposed method. • The mismatches are plotted as a function of Δx .



12

2008/12/18

Simulation Result



• The mismatch of 2-turn is smaller than 1- and 3-turn • Increasing Δx , mismatch decreases

2008/12/18

M. Kanemaru, Tokyo Tech.



13

Measurement

0.18 µm Si-CMOS

Line width:9µm, Line space:2µm Inner diameter:100µm, Turn:3





ΓΟΚΥΟ

latsuzawa

& Okada Lab.

Pursuing Excellence

Asymmetric

VNA : 4port 10MHz-67GHz E8361A+N4421BH67(Agilent) Probe : I67-D-GSGSG-150 (Cascade) I67-GSG-150 (Cascade)

2008/12/18

PursuingExcellence

ΓΠΚ

15



Influence of asymmetric ground loop is extracted
Other reasons to cause asymmetry exist

2008/12/18



TOKYO TIECH Pursuing Excellence

Background

Matrix-Decomposition Technique

Simulation & Measurement Results

Summary

2008/12/18



The numerical analysis using the matrix-decomposition technique is proposed

Physically reliable parameter can be extracted
The mismatch can be accurately evaluated

Proposed method is applied to 1-, 2-, and 3-turn differential inductors



Influence of asymmetric ground loop can be accurately extracted



Q factor

TOKYD TIECH Pursuing Excellence

18





2008/12/18

Extract Y_{meas'}

19



 $\label{eq:short} \begin{array}{l} \cdot \mathbf{Z}_{short} \text{ and } \mathbf{Y}_{open} \text{ are removed by Open-Short de-embedding} \\ \mathbf{Z}_{meas'} = (\mathbf{Y}_{meas} - \mathbf{Y}_{open})^{-1} - (\mathbf{Z}_{short} - \mathbf{Y}_{open})^{-1} \\ \mathbf{Y}_{meas'} = \mathbf{Z}_{meas'}^{-1} \end{array}$



2008/12/18