

Compensation techniques for integrated analog device issues

Akira Matsuzawa

**Department of Physical Electronics
Tokyo Institute of Technology**

2007.09.20

SSDM A. Matsuzawa





- **Integrated analog devices**
- **V_T mismatch compensations**
 - DAC
 - Comparator
- **Capacitor mismatch compensation**
 - Pipelined ADC
- **1/f noise**
 - Chopper amplifier
- **Mismatch and absolute value compensations in circuits**
 - I/Q imbalance and image rejection
 - CT filter tuning
 - Calibrations in mixed signal SoC
- **Conclusion**

Integrated analog devices

Analog circuits need many passive devices, as well as transistors



MOS
Transistor



Resistor



Capacitor



Inductor



Characteristics of passive devices


Passive components has some imperfections

	Diffusion Resistance	Poly Resistance	Poly to Poly Capacitance	Gate Capacitance	MIM Capacitance
Sheet R or C	20-100 ohm	20-100 ohm	0.5-2 fF/um ²	2-5 fF/um ²	0.5-2 fF/um ²
Absolute accuracy (3sigma; %)	10	10	5-10	2-5	5-10
Relative accuracy (3sigma; %)	0.2-2	0.2-2	0.05-0.2	0.05-0.2	0.05-0.2
Temperature Coefficient (%/deg C)	0.05-0.2	0.1-0.2	0.002	0.002	0.001
Voltage Coefficient (%/V)	0.05-0.2	0.01-0.05	0.005	0.01	0.001
Comment	Large VC Leak	Low VC Low leak	Low VC Cost up	High VC	Good Q (RF) Cost up

V_T mismatch

V_T mismatch causes offset voltage of an amplifier and a comparator. Larger gate area is needed to reduce offset voltage, however results in decrease of performances, such as BW and PD.


0.13um: Morifuji, et al., IEDM 2000
0.4um : My data




V_T fluctuations in a wafer

V_T fluctuation for small device looks random in a wafer.

V_T fluctuation for large device have some gradients in a wafer.




$V_t = 575 \pm 18\text{mV}$



$V_t = 686 \pm 7\text{mV}$

Influence of V_T mismatch in current starting DAC

Higher resolution DAC requires smaller current mismatch which is mainly caused by V_T mismatch.




$$\frac{\sigma(I)}{I} \approx \frac{1}{2C\sqrt{2^N}}$$

N: resolution

C: Constant determined by INL


$$\left(\frac{\sigma(I)}{I}\right)^2 \propto \frac{1}{2^N}$$

Van den Bosch,.. Kluwer 2004




Issue in high precision analog design

High precision analog circuit design conventionally results in increase of power dissipation and IP cost, decrease of frequency performance




Dynamic current compensation

Each current source can be set equal by current memory method.
Shift register and one extra current source can realize calibration on the job.



Self-Calibrated DAC

CAL-ADC measures non-linearity of DAC
and compensates it's non-linearity by CAL-DAC with logic



Y. Cong and R. L. Geiger,
Iowa State University, ISSCC 2003

Effectiveness and issues of CAL-DAC

Digital calibration can reduce non-linearity dramatically.

We can realize high precision DAC in small area and power dissipation.

However, unrealistic, because it needs high precision ADC!!

14bit DAC

INL


DNL

14b 100MS/s DAC


1.5V, 17mW, 0.1mm², 0.13um

SFDR=82dB at 0.9MHz, 62dB at 42.5MHz


Area: 1/50 Pd: 1/20



Before




+/- 9 LSB




+/- 5 LSB

After




+/- 0.4 LSB



+/- 0.35 LSB

Self-Calibrated Binary DAC

We have developed self-calibrated Binary DAC without CAL-ADC.
Comparator can calibrate non-linearity. No high precision ADC is needed.



Y. Ikeda, A. Matsuzawa,
"Digital Calibration Method for
Binary-Weighted Current-Steering
D/A-Converters without Calibration
ADC", IEICE TRANS. ELECTRON, vol.
E90-C, No.6, pp.1172-1180, June. 2007



Error compensation by comparator

Nature of binary weighted values

$$\frac{1}{2^m} = \sum_{n=1}^i \frac{1}{2^{m+n}} + \frac{1}{2^{m+i}}$$

Example $\frac{1}{2^4} = \frac{1}{2^5} + \frac{1}{2^6} + \frac{1}{2^7} + \frac{1}{2^8} + \frac{1}{2^8}$

1) Measure LSB value by CAL DAC with certain accuracy. $\frac{I_o}{2^N}$


2) Measure the error of each current source by comparator with binary search .

$$\delta I_m = \frac{I'_o}{2^m} - \sum_{n=1}^{N-m} \frac{I_o}{2^{m+n}} - \frac{I_o}{2^N}$$

$$\delta I_{13} = \frac{I'_o}{2^{13}} - \frac{I_o}{2^{14}} - \frac{I_o}{2^{14}}$$

3) Compensate the errors by digitally

$$\delta I_{12} = \frac{I'_o}{2^{12}} - \frac{I_o}{2^{13}} - \frac{I_o}{2^{14}} - \frac{I_o}{2^{14}}$$




Comparator and offset suppression

Store the offset voltage in capacitor and subtract it from the signal


Offset suppression

V_{off} at sigma reaches 30mV in CMOS comparator




Basic CMOS comparator

(a) Low gain type (feed forward method)




(b) High gain type (feedback method)



Digital Comparator offset compensation

Offset voltage of latched comparator can't be compensated by previous method. Because it has no bias point. In this case, digital method should be applied.

Input terminals are shorted and the output signal controls applied voltage to the differential pair in CAL circuits so that the frequency of occurrence in differential output signals become equal.





CAL circuits

$$C_{CAL} = 10 C_s$$

"A 90nm CMOS 1.2V 6b 1GS/s Two-Step Subranging ADC"
Pedro M. Figueiredo et al., ISSCC 2006

Capacitor mismatch in pipelined ADC

Capacitor mismatch in pipelined ADC determines the conversion accuracy. For the higher resolution, the larger capacitance is needed.



$$V_o \cong V_{in} \left(1 + \frac{C_s}{C_f} \right) - \frac{C_s}{C_f} V_{DAC}$$

$$\Delta V_o = \left(\frac{\Delta C_s}{C_s} - \frac{\Delta C_f}{C_f} \right) (V_{in} - V_{DAC}) \quad \frac{\Delta C}{C} < \frac{1}{2^N}$$


$$\frac{\Delta C}{C} (\sigma) = \frac{2 \times 10^{-4}}{\sqrt{C \text{ (pF)}}}$$

Capacitor mismatch compensation


Capacitor mismatch causes the large conversion value differences at the input voltage where the comparator changes the DAC voltage.

Compensation method:

- 1) Select input signal to $\pm V_{\text{ref}}/4$
- 2) Convert this value with $V_{\text{DAC}}=0$ and $\pm V_{\text{ref}}$ and obtain δ_1 and δ_2 .
- 3) Add or subtract this δ_1, δ_2 to or from the output values



S. Y. Chung and T. L. Sculley, "A Digitally Self-Calibrating 14-bit 10MHz CMOS Pipelined A/D Converter." IEEE, JSC, Vol. 37, No.6, pp. 674-683, June 2002.






1/f ノイズ

1/f noise degrades SNR of base-band signal seriously.

The 1/f noise from MOS is one or two order of magnitude higher than bipolar.


The larger gate area is needed to reduction this noise.

$$S_{\Delta V_G} = \frac{K}{C_{ox} WL} \cdot \frac{1}{f}$$





Chopper amplifier

Chopper technique is often to be used to reduce the effect of 1/f noise.



C. C. Enz, E. A. Vittoz, and F. Krummenacher,
IEEE Journal of Solid-State Circuits,
Vol. 22, No. 3, pp. 335-342, June 1987



$$S_{Nout}(f) = \left(\frac{2}{\pi}\right)^2 \sum_{\substack{n=-\infty \\ n: \text{odd}}}^{\infty} \frac{1}{n^2} |G(f - nf_s)|^2 S_{Nin}(f - nf_s)$$

Image-rejection mixers

Image can be rejected theoretically.

However, the image still remains due to gain and phase mismatch.





Image rejection mixer



$$V_1(t) = -\frac{V_{des}}{2} \sin(\omega_{des} - \omega_{LO})t + \frac{V_{im}}{2} \sin(\omega_{LO} - \omega_{im})t$$

$$V_2(t) = \frac{V_{des}}{2} \cos(\omega_{des} - \omega_{LO})t + \frac{V_{im}}{2} \cos(\omega_{LO} - \omega_{im})t$$

$$V_1(t) \rightarrow 90^\circ \text{ shift} = V_3(t) = \frac{V_{des}}{2} \cos(\omega_{des} - \omega_{LO})t - \frac{V_{im}}{2} \cos(\omega_{LO} - \omega_{im})t$$


$$V_{out}(t) = V_{des} \cos(\omega_{des} - \omega_{LO})t$$

Image is rejected, however,...

Gain mismatch and phase error

It is very difficult to realize high image rejection ratio being higher than 40 dB by analog techniques.

0.1 deg and 0.01% are needed for IRR of 60dB



Conventional IRR: 35dB


IRR: Image rejection ratio

$$IRR \approx \frac{\left(\frac{\Delta G}{G}\right)^2 + (\Delta\theta)^2}{4}$$

A. Rofougaran, et al.,
IEEE J.S.C. Vol.33, No.4,
April 1998. PP. 515-534.

Digital image rejection technique


The dummy image signal is generated by IMO and the controller controls signal delay and amplitude on Q path to minimize the I/Q imbalance. IRR of 60dB can be realized.



CT filter tuning

RC or gmC circuits can realize active filter circuits,
However, frequency characteristics and Q of the filter are strongly affected by
Absolute value of R, C, gm and PVT fluctuation.
Then, the filter tuning circuit is vital.


Filter circuit can be used as oscillator, if the Q become infinity.



Digital calibration in mixed signal SoC

To keep high production yield and stable operation against PVT fluctuation, mixed signal SoC has many digital self calibration circuits. MCU controls many analog parameters.

PRML circuit for DVD recorder



Servo Error Signals Defect

- **Basically use discrete-time technology**
 - Difficult to apply Continuous-Time circuits.
 - Needed clock causes another noise.
- **Some need calibration period**
 - At power on
 - Needs not short time to wait the system becomes stable.
 - Some different situation at the power on.
 - Idling time on the job
 - Can get sufficient time for calibration?
 - Too much system depended.
- **Calibration on the job**
 - Conventionally needs extra circuits.
Cost and power consumption increase.
 - Needs many calibration time, if statistical methods are used.

- **Analog circuits require compensation technique**
 - Mismatch is inversely proportional to the square root of area.

$$\Delta V_T, V_{n-1/f}, \left(\frac{\Delta C}{C}\right), \left(\frac{\Delta R}{R}\right) \propto \frac{1}{\sqrt{S}}$$

- Control of absolute value of device parameters is difficult.
 - Also, device parameters are affected PVT fluctuation easily.
 - If not use of compensation techniques
 - Large area, large power consumption, poor frequency performance.
- **Compensation techniques are very effective to improve precision of circuits, production yield, and durability to PVT fluctuations**
- **However, they have many issues**
 - Basically DT method are used and difficult to apply CT circuits.
 - Need calibration periods