

Compensation techniques for integrated analog device issues

Akira Matsuzawa

Department of Physical Electronics Tokyo Institute of Technology

2007.09.20



Contents

FOKYO TIECH Pursuing Excellence

- Integrated analog devices
- V_T mismatch compensations
 - DAC
 - Comparator
- Capacitor mismatch compensation
 - Pipelined ADC
- 1/f noise
 - Chopper amplifier
- Mismatch and absolute value compensations in circuits
 - I/Q imbalance and image rejection
 - CT filter tuning
 - Calibrations in mixed signal SoC
- Conclusion



Integrated analog devices 3 Integrated analog devices Integrated many passive devices, as well as transistors MOS Transistor Resistor Capacitor





Characteristics of passive devices

TOKYO TIECH Pursuing Excellence

> atsuzawa Okada Lab.

Passive components has some imperfections

	Diffusion	Poly	Poly to Poly	Gate	MIM
	Resistance	Resistance	Capacitanc e	Capacitance	Capacitance
Sheet R or C	20-100 ohm	20-100 ohm	0.5-2 fF/um ²	2-5 fF/um²	0.5-2 fF/um²
Absolute accuracy (3sigma; %)	10	10	5-10	2-5	5-10
Relative accuracy (3sigma; %)	0.2-2	0.2-2	0.05-0.2	0.05-0.2	0.05-0.2
Temperature Coefficient (%/deg C)	0.05-0.2	0.1-0.2	0.002	0.002	0.001
Voltage Coefficient (%/V)	0.05-0.2	0.01-0.05	0.005	0.01	0.001
Comment	Large VC Leak	Low VC Low leak	Low VC Cost up	High VC	Good Q (RF) Cost up

V_{T} mismatch

 V_{τ} mismatch causes offset voltage of an amplifier and a comparator. Larger gate area is needed to reduce offset voltage, however results in decrease of performances, such as BW and PD.

5

Pursuing Excellence

ΤΟΚΥΟ



V_T fluctuations in a wafer

TOKYO TIECH Pursuing Excellence

6

 V_T fluctuation for small device looks random in a wafer. V_T fluctuation for large device have some gradients in a wafer.



Influence of V_T mismatch in current staring DAC

ʹΠΤΕΓΗ **Pursuing Excellence**

7

Higher resolution DAC requires smaller current mismatch which is mainly caused by V_{τ} mismatch.



2007.09.20

Issue in high precision analog design

High precision analog circuit design conventionally results in Pursuing Excellence increase of power dissipation and IP cost,

8

ΓΟΚΥΟ ΤΕΕΗ

& Okada Lab.

decrease of frequency performance Large Power Large capacitance dissipation High **Expensive** Small Large precision cost Gate size mismatch circuits Large area Low Large capacitance cutoff frequency

Dynamic current compensation

Each current source can be set equal by current memory method. Shit register and one extra current source can realize calibration on the job.



SSDM A. Matsuzawa

Matsuzawa & Matsuzawa

9

Pursuing Excellence

ΓΟΚΥΟΊ

Self-Calibrated DAC



10

Effectiveness and issues of CAL-DAC

Digital calibration can reduce non-linearity dramatically. *Pursuingle* We can realize high precision DAC in small area and power dissipation.

14bit DAC

However, unrealistic, because it needs high precision ADC!!

14b 100MS/s DAC 1.5V, 17mW, 0.1mm², 0.13um SFDR=82dB at 0.9MHz, 62dB at 42.5MHz

Area: 1/50 Pd: 1/20

O.42mm



INL

Digital code

Matsuzawa 🔐

Digital code

ΓΟΚΥΟ ΤΕΕΗ

DNL

Pursuing Excellence



Self-Calibrated Binary DAC

We have developed self-calibrated Binary DAC without CAL-ADC. *Pursuing Excellence* Comparator can calibrate non-linearity. No high precision ADC is needed.



ΤΟΚΥΟ ΤΕΕΗ

Error compensation by comparator

13



Comparator and offset suppression

Store the offset voltage in capacitor and subtract it from the signal



SSDM A. Matsuzawa



Pursuina Excellence

ΓΠΚ

Digital Comparator offset compensation

Offset voltage of latched comparator can't be compensated by previous method. Because it has no bias point. In this case, digital method should be applied.

Input terminals are shorted and the output signal controls applied voltage to the differential pair in CAL circuits so that the frequency of occurrence in differential output signals become equal.



2007.09.20

SSDM A. Matsuzawa

ΤΟΚΥΟ ΤΕΓΗ

Capacitor mismatch in pipelined ADC

ΤΟΚΥ Pursuina Excellence

16

Capacitor mismatch in pipelined ADC determines the conversion accuracy. For the higher resolution, the larger capacitance is needed.



Capacitor mismatch compensation

• 17 ТОКҮО ТЕСН

ACTUAL

DOUT

Capacitor mismatch causes the large conversion value differences Pursuing Excellence at the input voltage where the comparator changes the DAC voltage.

Compensation method:

- 1) Select input signal to +/- V_{ref}/4
- 2) Convert this value with V_{DAC}=0 and +/- V_{ref} and obtain $~~\delta_1$ and $~~\delta_2~$.

3) Add or subtract this δ_1, δ_2 to or from the output values





2007.09.20

SSDM A. Matsuzawa

& Okada Lab.

Chopper amplifier

Chopper technique is often to be used to reduce the effect of 1/f noisewing Excellence



Image-rejection mixers

Image can be rejected theoretically.

However, the image still remains due to gain and phase mismatch.



2007.09.20

SSDM A. Matsuzawa

20

Pursuina Excellence

ГПК

2007.09.20

Gain mismatch and phase error

It is very difficult to realize high image rejection ration being higher than 40 dB by analog techniques.

SSDM A. Matsuzawa

10¹ 20dB ⁰ Deg Error, Deg 10⁻¹ 30dB 40dB 50dB 60dB Suppression of Unwanted Sideband 10^{-3} ³ ⁴ ⁵ ⁶ 10⁻¹ 3 4 5 6 100 2 2 2 10⁻² Gain Mismatch,

0.1 deg and 0.01% are needed for IRR of 60dB

Conventional IRR: 35dB

ΓΠΚΥ

21

Pursuing Excellence

IRR: Image rejection ratio

$$IRR \approx \frac{\left(\frac{\Delta G}{G}\right)^2 + (\Delta \theta)^2}{4}$$

A. Rofougaran, et al., IEEE J.S.C. Vol.33, No.4, April 1998. PP. 515-534.



Digital image rejection technique

22



CT filter tuning

RC or gmC circuits can realize active filter circuits,

However, frequency characteristics and Q of the filter are strongly affected by Absolute value of R, C, gm and PVT fluctuation.

Then, the filter tuning circuit is vital.

Filter circuit can be used as oscillator, if the Q become infinity.



2007.09.20

23

ΓΟΚ

Digital calibration in mixed signal SoC

To keep high production yield and stable operation against PVT fluctuation, mixed signal SoC has many digital self calibration circuits. MCU controls many analog parameters.

24

PRML circuit for DVD recorder



Issues of analog compensation techniques

Pursuing Excellence

25

- Basically use discrete-time technology
 - Difficult to apply Continuous-Time circuits.
 - Needed clock causes another noise.
- Some need calibration period
 - At power on
 - Needs not short time to wait the system becomes stable.
 - Some different situation at the power on.
 - Idling time on the job
 - Can get sufficient time for calibration?
 - Too much system depended.
- Calibration on the job
 - Conventionally needs extra circuits.
 Cost and power consumption increase.
 - Needs many calibration time, if statistical methods are used.



Conclusion

- Analog circuits require compensation technique
 - Mismatch is inversely proportional to the square root of area.

$$\Delta V_T, V_{n_1/f}, \left(\frac{\Delta C}{C}\right), \left(\frac{\Delta R}{R}\right) \propto \frac{1}{\sqrt{S}}$$

- Control of absolute vale of device parameters is difficult.
- Also, device parameters are affected PVT fluctuation easily.
- If not use of compensation techniques
 - Large area, large power consumption, poor frequency performance.
- Compensation techniques are very effective to improve precision of circuits, production yield, and durability to PVT fluctuations
- However, they have many issues
 - Basically DT method are used and difficult to apply CT circuits.
 - Need calibration periods

