

# Fine and Wide Frequency Tuning Digital Controlled Oscillators Utilizing Capacitance Position Sensitivity in Distributed Resonators

Win Chaivipas, Takeshi Ito, Takashi Kurashina,  
Kenichi Okada and Akira Matsuzawa

*Tokyo Institute of Technology, Tokyo, Japan*

# Outline

---


- **Background**
- **Proposed Circuit**
- **Design Method**
- **Prototype DCO and Measurements**
- **Conclusion**

# Outline

---


- **Background**
- Proposed Circuit
- Design Method
- Prototype DCO and Measurements
- Conclusion

# Phase Locked Loop



# ADPLL Overview

Recently GHz freq. all-digital phase locked loop (ADPLL) shown practical



# Advantages of ADPLL

---

- **Robust to variation**  
process, voltage, temperature (PVT)
- **Technology Scaling**  
better with low voltage, sharper signal edges
- **DSP Enhancement**  
Dynamic parameter control, calibration
- **Promising multi-band**  
inherent adaptability

# Challenges of ADPLL

---

- **Critical Interface Elements**
  - TDC limits loop feedback resolution
  - DCO limits synthesized frequency resolution
- **Complexity**
  - compared to traditional PLL,  $\Delta\Sigma$ , DEM, overhead calculation
- **Excess Power Consumption**
  - from  $\Delta\Sigma$ , DEM, overhead calculation

# Challenges of ADPLL

---

- **Critical Interface Elements**

TDC limits loop feedback resolution

DCO limits synthesized frequency resolution



- **Complexity**

compared to traditional PLL,  $\Delta\Sigma$ , DEM,  
overhead calculation



- **Excess Power Consumption**

from  $\Delta\Sigma$ , DEM, overhead calculation



# Challenges of ADPLL

- **Critical Interface Elements**

TDC limits loop feedback resolution

**DCO limits synthesized frequency resolution**



- **Complexity**


compared to traditional PLL,  $\Delta\Sigma$ , DEM,  
overhead calculation



- **Excess Power Consumption**

from  $\Delta\Sigma$ , DEM, overhead calculation

# Inside the DCO




# DCO Challenges 1

---


**DCO freq. step  $\propto$  ADPLL's freq. resolution**

# DCO Challenges 1



DCO freq. step  $\propto$  ADPLL's freq. resolution



1. Small cap. (50aF) used for fine freq. step DCO  
[1] Staszewski, 2005, JSSC




2. High freq. dithering increase freq. resolution



# DCO Challenges 1

**DCO freq. step  $\propto$  ADPLL's freq. resolution**




**1. Small cap. (50aF) used for fine freq. step DCO  
[1] Staszewski,2005, JSSC**







**Difficult to control the small cap., mis-match, parasitic are problematic**

**2. High freq. dithering increase freq. resolution**




**High Freq. dithering Increase Power consumption, add noise into system**

# Dithering Noise



# Phase Noise Due to Quantization


quantization noise



# DCO Challenges 2

---

**Challenges faced in DCO now (2GHz)**



**Problem will increase in future for higher freq.  
(5GHz and beyond) DCO when**

- 1. Parasitic cap. becomes more significant**
- 2. Mismatch leads to greater freq. deviation**
- 3. Dithering methods must be run at higher freq.**




# Outline


---

- Background
- **Proposed Circuit**
- Design Method
- Prototype DCO and Measurements
- Conclusion


# Proposed Circuit



**Present DCO resonators**




**Distributed DCO resonator using present tuning techniques**





**Proposed DCO resonator**


# Distributed Resonators



**Current and voltage varies with position, should the cap.'s freq. contribution vary with position too?**




# Current Into Cap. VS Position



**Effect of cap. decreases as it nears short end**


**How to find the resonance freq. of the T-line with cap in middle?**

# Resonance Frequency



resonance freq. is

$$f_0 = \frac{v_p}{4 \cdot l} = \frac{1}{4 \cdot l \cdot \sqrt{\mu_0 \cdot \epsilon_0 \cdot \epsilon_{reff}}}$$




resonance freq. is

$$f_0 \approx \frac{1}{4 \cdot (l \cdot \sqrt{\mu_0 \cdot \epsilon_0 \cdot \epsilon_{reff}} + C_L \cdot Z_0)}$$

Extra factor proportional to load and characteristic impedance of T-line

# Capacitance Equivalent Length



$$f_0 \approx \frac{1}{4 \cdot (l \cdot \sqrt{\mu_0 \cdot \epsilon_0 \cdot \epsilon_{\text{reff}}} + C_L \cdot Z_0)}$$


$$f_0 \approx \frac{1}{4 \cdot ((l + C_L / C') \cdot \sqrt{\mu_0 \cdot \epsilon_0 \cdot \epsilon_{\text{reff}}})}$$

**extended length**

$$\Delta l = C_L / C'$$

**C' = T-line cap. per unit length**

# Calculated and Simulated Values




# Outline

---

- Background
- Proposed Circuit
- **Design Method**
- Prototype DCO and Measurements
- Conclusion



# Equivalent Capacitance



$$C_L' = \frac{C_L}{2} + \left(\frac{C_L}{2}\right) \cdot \sin\left(\frac{\omega}{v_p} \cdot (2 \cdot L_1)\right) \cdot \cot\left(\frac{\omega}{v_p} \cdot L_t\right) - \left(\frac{C_L}{2}\right) \cdot \cos\left(\frac{\omega}{v_p} \cdot (2 \cdot L_1)\right)$$


**For  $L=L_t/2$  at resonance**

$$C_L' = \frac{C_L}{2}$$

$C_L$  = loading cap



$C_L'$  = equivalent loading cap

# Equivalent Capacitance Plot



# Simulation VS Calculation

Sim. vs Cal. of equivalent capacitance method



# Outline

---

- Background
- Proposed Circuit
- Design Method
- **Prototype DCO and Measurements**
- Conclusion


# Design Method

1. Characterize T-line of arbitrary size
2. Estimate needed T-line size and input cap. size for a freq. step using

$$f_0 \approx \frac{1}{4 \cdot (l \cdot \sqrt{\mu_0 \cdot \epsilon_0 \cdot \epsilon_{\text{reff}}} + C_L \cdot Z_0)} \quad (1)$$


3. Estimate actual cap. size and cap. position using the equiv. cap. equation and (1)
4. Create actual T-line with estimated tap positions for cap.
5. Simulate whole system, and iterate until correct

# Prototype DCO




- 8 steps total  
Steps 1-7 mid size MOS cap (C0-C6)  
Step 8 min size MOS cap (C7)
- Coplanar Strip Line  
9GHz center frequency
- 0.18 um CMOS, 6 metal process

# Chip Photo



# Measurement Frequency Step



**Outer Step C0**  
**376 MHz**


**Inner Step C6**  
**3.45 MHz**

**Min Step C7**  
**<100kHz**

**100X Step**  
**Frequency**  
**Difference**



# Phase Noise Measurement



# Performance Summary

<b>Process</b>	<b>0.18um CMOS</b>
<b>Resonance Frequency</b>	<b>9.2 GHz</b>
<b>Power supply</b>	<b>1.8V</b>
<b>Bias Current</b>	<b>5mA</b>
<b>Frequency Step outer</b>	<b>376MHz</b>
<b>Frequency Step inner</b>	<b>3.45MHz</b>
<b>Min step</b>	<b>&lt; 100Khz</b>
<b>Phase Noise</b>	<b>-105dBc/Hz @1MHz</b>
<b>Q at 9GHz (sim)</b>	<b>6.8</b>

# Possible Impact, Challenges

Process	cap	Center Freq	freq step	
130nm	38aF	2.4GHz	23KHz (cal.)	[2]
90nm	50aF	$3.6\text{GHz}/2=1.8\text{GHz}$	20KHz (cal.)	[3]
90nm	50aF	$11.15\text{GHz}/5=2.23\text{GHz}$	160Hz (sim.)	This*

**\*Predicted using, 3000um TL, cap 50um from short**

**•Slight more difficult to predict resonance freq. than LC case**

**•Making real linear DCO slightly more difficult**

**•Calibration necessary (same as LC)**

[2] Staszewski, JSSC Dec.04

[3] Staszewski, JSSC May 06

# Conclusion

---

- **Spatial Cap. Sensitivity Exists in Distributed Resonators**
- **Spatial Sensitivity shown in design of oscillators w/ very fine freq. step and large calibration range**
- **Better freq. step resolution is possible, practically limited by accuracy of short on distributed resonator**

# Reference

---

- [1] R. B. Staszewski, C. Hung, N. Barton, M Lee and D. Leipold, “A Digitally Controlled Oscillator in a 90 nm Digital CMOS Process for Mobile Phones”, IEEE J. Solid-State Circuits, Vol. 40, pp. 2203-2211, November 2005.
- [2] R.B. Staszewski, “All-Digital TX Frequency Synthesizer and Discrete-Time Receiver for Bluetooth Radio in 130nm CMOS”, J. Solid-State Circuits, Dec. 2004
- [3] R.B. Staszewski, “A Digitally Controlled Oscillator System for SAW-Less Transmitters in Cellular Handsets”, J. Solid-State Circuits, May 2006

---

**Thank you  
for your Attention!**


**Questions?**

**[win\\_chaivipas@ssc.pe.titech.ac.jp](mailto:win_chaivipas@ssc.pe.titech.ac.jp)**

# Extra


---

# Cal. Error Resonance Calculation





# Calculation Error Equ. Cap Method



# Taylor Approximation Error

