# Nano-scale CMOS and Low Voltage Analog to Digital Converter Design Challenges

Akira Matsuzawa

### **Tokyo Institute of Technology**

A. Matsuzawa, Tokyo Tech.

1

# Contents

- 1. Introduction
- 2. Effect of technology scaling on analog performance

--- Performance analysis of pipeline ADC ---

3. Design challenges for ADC in nano-scale era

--- No use of Operational amplifier --

- Comparator controlled current source
- Successive approximation ADC
- Sub-ranging ADC

### 4. Summary

### **Performance and applications**

Pipeline ADC is the major conversion architecture for communications and digital consumer products.



3

### **Pipeline ADC**

### Folding I/O characteristics makes higher resolution along with pipeline stages.



A. Matsuzawa, Tokyo Tech.

# **Speed and power**

Conversion speed has saturated at 200 MHz Smaller mW/MHz is needed for low power operation. 0.3mW/MHz for 10bit and 1mW/MHz for 12bit are the bottom lines.



A. Matsuzawa, Tokyo Tech.

### Effect of technology scaling on analog performance

### Technology scaling and performance of pipeline ADC

# **Operating voltage trend**



2006.10.25.

# **Operational amplifier for ADC**

Pipeline ADC needs high performance amplifier. The output signal range will be reduced along with voltage lowering.



A. Matsuzawa, Tokyo Tech.

### **Requirements for operational amplifier**

Higher resolution requires higher open loop gain. Higher conversion frequency requires higher closed loop GBW.

### Sampling





### **Closed loop gain-bandwidth**

$$GBW_{\_close} = \frac{g_m \beta}{2\pi C_L} > \frac{N \cdot fc}{3}$$

$$\beta = \frac{C_f}{C_f + C_s + C_{pi}}$$
$$C_L = C_{po} + C_{oL} + \frac{C_f (C_s + C_{pi})}{C_f + C_s + C_{pi}}$$

### **kT/C** noise

Larger SNR requires larger capacitance and larger signal swing. Low signal swing increases required capacitance.



A. Matsuzawa, Tokyo Tech.

## Effect of technology scaling

Gain bandwidth of OpAmp increases along with technology scaling. However, can we increase every needed performances for ADCs?



Ids-GBW特性

#### 2006.10.25.

Technology scaling can reduce parasitic capacitances. However signal capacitance will increase to keep the same SNR at lower voltage operation.

Parasitic capacitance  $\rightarrow$  smaller Operating voltage  $\rightarrow$  lower Signal swing  $\rightarrow$  lower

### Signal capacitance →larger Voltage gain →lower



2006.10.25.

## **Performance model for pipeline ADC**

We have developed the performance model for pipeline ADC that can treat technology scaling.



#### 2006.10.25.



2006.10.25.

A. Matsuzawa, Tokyo Tech.

### **Determination of signal capacitance**

Larger resolution requires larger signal capacitance. Furthermore, Voltage lowering increases signal capacitance more.



#### 2006.10.25.

### **Performance curve**

Performance exhibits convex curve.

There is the peak conversion frequency and the optimum current. Current increase results in increase of parasitic capacitances and decrease of conversion frequency in the higher current region.



2006.10.25.

## 8 bit

0.13um attains highest conversion frequency in a low current region. However 90nm is over striding 0.13um along with increase of the current.



2006.10.25.

## 10 bit

The best design rule depends on operating current. 0.35um attains highest conversion frequency in low operating current region!



2006.10.25.

## 12 bit



Scaled CMOS is not suitable for higher resolution ADC.



### **Performance summary**



A. Matsuzawa, 10kyo 1ecn.

## Voltage gain

 $V_A$  decreases with scaling and operating voltage lowering. High gain can not be expected.



A. Matsuzawa, Tokyo Tech.

## Voltage gain of operational amplifier

Voltage gain of OpAmp for scaled CMOS and LV operation is 80dB at most.

Less than 10 bit ADC can be designed with scaled and low voltage CMOS.



# Design challenges for ADC in nano-scale era

- --- No use of Operational amplifier --
  - Comparator controlled current source
  - Successive approximation ADC
  - Sub-ranging ADC

### **Design rule and Speed in Comparator**

Gain bandwidth (=Speed) is inversely proportional to the L<sup>2</sup> (channel length). Technology scaling is still effective to increase the comparator speed and to reduce operating current.

Furthermore, low voltage operation, such as 0.5V, is available.



A. Matsuzawa, Tokyo Tech.

### **Comparator controlled current source**

### Comparator controlled current source can realize the virtual ground.

### Now challenge for not use of OpAmp in ADC design has started.



 $V_x$  is reaching the virtual ground voltage with constant rate

2006.10.25.

### **Realistic comparator controlled current source**

Time delay ( $V_x \rightarrow V_o$ ) causes voltage offset. Small inverse current source has been introduced. The offset voltage can be reduced and does not effect the conversion linearity.



T. Sepke, J. K. Fiorenza, C. G. Sodini, P. Holloway, and H. Lee, "Comparator-Based Switched-Capacitor Circuits For Scaled CMOS Technologies," IEEE, ISSCC 2006, Dig. of Tech. Papers, pp. 574-575. Feb. 2006.

10b, 8MHz ADC has been developed. Pd=2.5mW. Lowest Pd/MHz

# Successive approximation ADC

Successive approximation ADC has been used long time as a low power and low speed ADC. It doesn't require OpAmp but capacitor array and comparator. Thus this architecture looks suitable for scaled and low voltage CMOS.

Now challenge for renewal of this conventional architecture has started.

Successive approximation ADC

SA-ADC

**Eight interleaved SA-ADCs with 90nm CMOS** attain 600MHz operation.



# **Improvement of SA-ADC**



#### 2006.10.25.

# Sub-ranging ADC

Sub-ranging ADC also doesn't require OpAmp and suitable for LV operation. However it requires low offset voltage comparators. Use of positive feedback technique has realized low offset voltage.



#### 2006.10.25.

# Summary

- Technology scaling is effective for increasing analog performance if not so much higher SNR is required.
- Technology scaling is not effective for increasing analog performance if higher SNR is required, and sometimes degrades it.
- Increase of signal capacitance to keep the SNR high at low voltage operation is essential serious issue for use of scaled CMOS.
- Furthermore, Gain lowering of OpAmp due to technology scaling and voltage lowering becomes serious issues.
- Design challenges for ADC has been started.
- No use of OpAmp is a common idea.
- Technology revivals have been found and the performance has been improved. Further improvement will be expected in future.