Direct Reference Feed-Forward Compensation for Fast Frequency Settling All-Digital Phase Locked Loops

Win Chaivipas, Philips Oh, and Akira Matsuzawa

Matsuzawa Laboratory, Department of Physical Electronics, Tokyo Institute of Technology



Motivation

- Decreasing supply voltages make it increasingly difficult for analog circuits to work as they have in the past
- All-Digital Phase-Locked Loop has recently been reduced to overcome the problem of low voltage for frequency synthesis
- Fast-frequency switching techniques are necessary for frequency hopping systems, or fast switching between frequency channels in future wireless systems



Outline

- Comparison between traditional chargepump and ADPLL
- Proposed feed-forward method
- Obtaining the feed-forward parameters
- Analysis
- Matlab simulation result
- Design Example and Verilog-AMS simulation
- Conclusion



The Charge-Pumped based PLL VS All-Digital PLL



TDC/FDC explanation

Frequency Counter



Time to Digital converter





All-Digital PLL Mathematical Model



A. Kajiwara and M. Nakagawa, "A New PLL Frequency Synthesizer with High Switching Speed," IEEE Trans. Vehicular Technology, Vol. 41, pp. 407-413, Nov. 1992 R. B. Staszewski and P. T. Balsar, "Phase-Domain All-Digital Phase-Locked Loop," IEEE Trans. Circuits and Systems II, Vol. 52, pp. 159-163, Mar. 2005.



1.

Conventional PLL Speed-up Techniques

Loop parameter adjustment is most common

- Adjustment of loop filter's bandwidth
- Dynamic adjustment of loop gain by changing filter or charge-pump gain

Disadvantage

- Loop stability maybe compromised
- Difficult to design, designer must make sure the system is stable over all combinations of loop parameters





Speeding up the PLL's Settling speed Via Feed-Forward



Other PLL Feed-Forward Papers:

Benyong Zhung und Phillip Allen, FEED-FORWARD COMPENSATED HIGH SWITCHING SPEED DIGITAL PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER, 1999



Direct Frequency Reference Feed-Forwarding



Finding the Feed-Forward Parameters

Finding the free running frequency

Finding the DCO gain



[4] R. B. Staszewski, Dirk Leipold, and Poras T. Balasara "Just-In-Time Gain Estimation of an RF Digitally-Controlled Oscillator for Digital Direct Frequency Modulation," IEEE Trans. Circuits and Systems II,



Vol. 50, No.11, pp. 887-892, Nov. 2003

Perfect and Imperfect Reference Frequency Step Compensation



Simulation Results 1

ADPLL with no Feed-Forward





•Overshoot becomes less dependent on damping factor and is almost eliminated for good DCO gain prediction



Simulation Results 2



All Digital Phase-Locked Loop Settling time improvement VS DCO gain estimation error All Digital Phase-Locked Loop Settling time and improvement factor VS damping factor at 1% DCO gain prediction error



Feed-forward does not affect stability

Assuming an arbitrary filter function

$$F(oldsymbol{z}) = K rac{\prod\limits_{i=1}^m (oldsymbol{z}-Z_i)}{\prod\limits_{j=1}^n (oldsymbol{z}-P_j)} = rac{K \cdot (oldsymbol{z}-Z_1) \cdot (oldsymbol{z}-Z_2) \cdots (oldsymbol{z}-Z_m)}{(oldsymbol{z}-P_1) \cdot (oldsymbol{z}-P_2) \cdots (oldsymbol{z}-P_n)}$$

Substituting into the transfer function for ADPLL system with and without feed-forward

System without feed-forward
$$\Delta f_{v} = \frac{(N \cdot K \cdot \prod_{i=1}^{m} (z - Z_{i}) \cdot K'_{DCO})}{\int_{R} \cdot (z - 1) \cdot \prod_{j=1}^{n} (z - P_{j}) + K \cdot \prod_{i=1}^{m} (z - Z_{i}) \cdot K'_{DCO}} \cdot \frac{\Delta f_{R}}{f_{R}}$$

System with feed-forward

$$\Delta f_{v} = \frac{\Delta f_{R}}{f_{R}} \cdot N \cdot f_{R} \frac{(e_{k} + 1) \cdot (z - 1) \cdot f_{R} \cdot \prod_{j=1}^{n} (z - P_{j}) + K \cdot \prod_{i=1}^{m} (z - Z_{i}) \cdot K'_{DCO}}{(z - 1) \cdot f_{R} \cdot \prod_{j=1}^{n} (z - P_{j}) + K \cdot \prod_{i=1}^{m} (z - Z_{i}) \cdot K'_{DCO}}$$

Tokvo Institute of Technology

Example Second Order System

Let the loop filter transfer function be

$$F(z) = \frac{\alpha(z-1) + \rho}{z-1}$$

Poles and Zeros of System without feed-forward

$$Z_{1} = \frac{\rho - \alpha}{\alpha} \qquad P_{1,2} = -\frac{1}{2} \cdot \frac{1}{f_{R}} \cdot K'_{DCO} \cdot \alpha - 2 \cdot f_{R} \pm \sqrt{K'_{DCO}^{2} \cdot \alpha^{2} - 4 \cdot f_{R} \cdot K'_{DCO} \cdot \rho}$$

Poles and Zeros of System with feed-forward

$$P_{FF1,2} = -\frac{1}{2} \cdot \frac{1}{f_R} \cdot K'_{DCO} \cdot \alpha - 2 \cdot f_R \pm \sqrt{K'_{DCO}}^2 \cdot \alpha^2 - 4 \cdot f_R \cdot K'_{DCO} \cdot \rho$$

$$Z_{FF1} = -\frac{1}{2} \cdot \frac{1}{f_R(e_k + 1)} \cdot [K'_{DCO} \cdot \alpha - 2 \cdot f_R(1 + e_k) \pm \sqrt{K'_{DCO}}^2 \cdot \alpha^2 - 4 \cdot f_R \cdot K'_{DCO} \cdot \rho(e_k + 1)]$$



Verilog-AMS Model





Simulation Results



Settling Speed improve with stability!



Advantages and Challenges of Feed-Forward Compensation

Advantages

- Feed-Forward Compensation does not affect the System's stability as it does not modify the loop's bandwidth or change loop parameters.
- Offset introduced into the system will be compensated for, even if the prediction is bad it does not affect system stability, it only affects settling time
- Feed-Forward can eliminate the system's overshoot's dependence on damping factor for a reasonable DCO gain estimation
- Feed-Forward compensation's settling improvement factor increases with damping factor means faster settling improvement and stability can be improved simultaneously

Challenges

- The actual possible improvement factor is still unknown until a real prototype is designed
- Possibility to extend the feed-forward function from static to dynamic for increased settling improvement is possible, with the possible trade-off of the need for careful design as the stability may be compromised



Questions?

